
										ONS										
LTR					[DESCR	RIPTIO	٧					DATE (YR-MO-DA)				APPROVED			
Α	Add device type 02. Add case outlines L and 3. Add vendor CAGE 01295. Change vendor CAGE 07263 to 27014. Technical and editorial changes throughout.							91-0	4-22			M. A	. Frye							
В	ground	Add B, S, Q, and V test limits. Change to one part-one part number format. Add ground bounce and latch-up immunity tests. Add 10.1, substitution statement. Changes to table I. Editorial changes throughout.								Monica L. Poelking										
С	Chang							93-0	5-21		М	onica L	. Poelk	ing						
D		Make corrections to V_{OL3} limits in table I. Update drawing to MIL-PRI requirements. – CFS					F-3853	5		01-0	6-29		Т	homas	M. He	SS				
E	CAGE	Add device type 03. Add radiation features for device type 01. Add vendor CAGE F8859. Add case outlines X and Z. Update boilerplate to MIL-PRF-38535 requirements. – JAK							Thomas M. Hess		ss									
F	Add ra	adiatior	n hardr	ness as	surance	e level	F for de	evice ty	pe 01.	– JAK				03-1	1-06		T	homas	M. He	ss
G	to incl		diation	res for o										05-0	4-21		Т	homas	M. He	SS
Н		e radia		ardness	assura	ance bo	oilerplat	e requi	rement	ts. Add	l appen	ıdix A		07-0	6-21		Т	homas	M. He	ss
REV																				
SHEET																				
SHEET	H 15	H 16	H 17	H 18	H 19	H 20	H 21	H 22	H 23	H 24	H 25	H 26	H 27	H 28	H 29	H 30	H 31			
SHEET	15	H 16	H 17	H 18 REV	H 19	H 20	H 21	H 22 H	H 23 H	H 24 H	H 25 H	H 26 H	H 27 H	H 28	H 29	H 30 H	H 31 H	Н	Н	Н
SHEET REV SHEET	15			18	19		21	22	23	24	25	26	27	28	29	30	31	H 12	H 13	H 14
SHEET REV SHEET REV STATUS	15			18 REV SHEE	19	20	21 H	22 H	23 H	24 H	25 H 5	26 H 6	27 H 7	28 H 8 JPPL	29 H 9 Y CE	30 H 10	31 H 11	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15	16	17	18 REV SHEE	19 ET PARED	BY BY	21 H	22 H	23 H	24 H	25 H 5	26 H 6	27 H 7 SE SI	28 H 8 JPPL BUS,	29 H 9 Y CE OHIO	30 H 10	31 H 11 COL 218-39	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15	16 RD CUIT	17	18 REV SHEE PREF Gre CHEC D. A	19 ET PARED g Pitz CKED E	BY BY nzo	21 H	22 H	23 H	24 H 4	25 H 5 DE	26 H 6 EFEN: CC	27 H 7 SE SUDLUM http	28 H 8 JPPL BUS, ://ww	29 H 9 Y CE OHIO W.ds	30 H 10 NTER D 432 cc.dla	31 H 11 2 COL 218-39 a.mil	12 .UMB 990 MOS,	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAW FOR USE BY	ANDAF OCIRO (AWIN	RD CUIT G VAILAR	17	18 REV SHEE PREF Gre CHEC D. A APPR Micl	19 ET PARED g Pitz CKED E A. DiCe ROVED hael A.	BY BY nzo BY Frye	21 H	22 H 2	23 H	H 4 MICF BUF	25 H 5 DE	26 H 6 EFEN: CC	27 H 7 SE SU DLUM http	28 H 8 JPPL BUS, ://ww	29 H 9 Y CE OHIO w.ds	30 H 10 NTER 0 432 cc.dla	31 H 11 2 COL 218-39 a.mil	12 .UMB 990 MOS,	13 US OCTA	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAW	ANDAF OCIRO (AWIN VING IS A ALL DEP ENCIES O	RD CUIT G VAILAR ARTMI	17	18 REV SHEE PREF Gre CHEC D. A APPR Mich	19 ET PARED g Pitz CKED E A. DiCe ROVED hael A.	BY BY BY Frye APPRO 87-1	21 H 1	22 H 2	23 H	H 4 MICF BUF TTL	25 H 5 DE	26 H 6 EFEN: CC	27 H 7 SE SUDLUM http T, DIG	28 H 8 JPPL BUS, ://ww GITAL ER W NPUT	29 H 9 Y CE OHIO w.ds	30 H 10 NTER D 432 cc.dla	31 H 11 2 COL 218-39 a.mil	12 JUMB 1990 MOS, ATE C	OCTA	14 AL

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes B, Q, and M) and space application (device classes S and V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes B, S, Q, and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACT244	Octal buffer/line driver with three-state outputs, TTL compatible inputs
02	54ACT11244	Octal buffer/line driver with three-state outputs, TTL compatible inputs
03	54ACT244	Octal buffer/line driver with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
B, S, Q, or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>l erminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
Χ	See figure 1	20	Flat pack
Z	GDFP1-G20	20	Flat pack with gullwing
2	CQCC1-N20	20	Square leadless chip carrier
3	CQCC1-N28	28	Square leadless chip carrier

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 2

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V _{CC}) DC input voltage range (V _{IN})	
DC output voltage range (V _{OUT})	
Clamp diode current (I _{IK} , I _{OK})	
DC output current (I _{OUT})	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND})	
Maximum power dissipation (P _D)	500 mW
Storage temperature range (T _{STG})	65°C to +150°C
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
All other case outlines except case X	+300°C
Thermal resistance, junction-to-case (θ _{JC})	See MIL-STD-1835
Junction temperature (T _J)	175°C

1.4 Recommended operating conditions. 2/ 3/

Input voltage range (V_{IN})	
Case operating temperature range (T _C)55°C to +125°C	

1.5 Radiation features.

Device type	01	:
	,	

Total dose (dose rate = 50 – 300 rads (Si)/s)	
Single Event Latch-up (SEL)	$. \ge 100 \text{ MeV-cm}^2/\text{mg}$
Device type 03:	•
Total dose (dose rate = 50 – 300 rads (Si)/s)	
Single Event Latch-up (SEL)	. ≥ 93 MeV-cm ² /mg

^{4/} For packages with multiple V_{CC} or GND pins, this value represents the maximum total current flowing into or out of all V_{CC} or GND pins.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

^{2/} Unless otherwise specified, all voltages are referenced to GND.

^{3/} The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at http://www.astm.org or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
 - 3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 4

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes B, S, Q, and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.
 - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 5.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes B, S, Q, and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes B, S, Q, and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes B, S, Q, and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes B, S, Q, and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 5

		TABLE IA.	Electrical performa	ince characte	eristics.				
Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤ T _C	conditions $2/3/$ Device $C \le T_C \le +125^{\circ}C$ type $V \le V_{CC} \le +5.5 V$ and		V _{CC}	Group A subgroups	Limi	ts <u>4</u> /	Unit
test method <u>n</u>		unless otherw		device class			Min	Max	
High level output voltage 3006	V _{OH1} <u>5</u> /	For all inputs affect under test, $V_{\text{IN}} = 2$ For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OH}} = -50~\mu\text{A}$	2.0 V or 0.8 V	All All	4.5 V	1, 2, 3	4.4		V
	V _{OH2} <u>6</u> / <u>7</u> /	For all inputs affect under test, $V_{IN} = 2$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	2.0 V or 0.8 V	All All	5.5 V	1, 2, 3	5.4		
			M, D, P, L, R, F	01 B, S, Q, V		1	5.4		
	V _{OH3} <u>6</u> / <u>7</u> /	For all inputs affect under test, V _{IN} = 2 For all other inputs V _{IN} = V _{CC} or GND I _{OH} = -24 mA	2.0 V or 0.8 V	All All	4.5 V	1, 2, 3	3.7		
			M, D, P, L, R, F	01 B, S, Q, V		1	3.7		
	V _{OH4} <u>5</u> /	For all inputs affect under test, $V_{IN} = 2$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA	2.0 V or 0.8 V	All All	5.5 V	1, 2, 3	4.7		
	V _{OH5} <u>6</u> / <u>7</u> / <u>8</u> /	For all inputs affect under test, V _{IN} = 2 For all other inputs V _{IN} = V _{CC} or GND I _{OH} = -50 mA	2.0 V or 0.8 V	All All	5.5 V	1, 2, 3	3.85		
			M, D, P, L, R, F	01 B, S, Q, V		1	3.85		
Low level output voltage 3007	V _{OL1} <u>5</u> /	For all inputs affect under test, $V_{\text{IN}} = 2$ For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OL}} = 50~\mu\text{A}$	2.0 V or 0.8 V	All All	4.5 V	1, 2, 3		0.1	V
	V _{OL2} <u>6</u> / <u>7</u> /	For all inputs affect under test, $V_{\text{IN}} = 2$ For all other inputs $V_{\text{IN}} = V_{\text{CC}}$ or GND $I_{\text{OL}} = 50~\mu\text{A}$	2.0 V or 0.8 V	All All	5.5 V	1, 2, 3		0.1	
			M, D, P, L, R, F	01 B, S, Q, V		1		0.1	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	6

Test and MIL-STD-883	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C		Device V _{CC}		Group A subgroups	Limits 4/		Uni
test method 1/		+4.5 V ≤ V _{CC} unless otherwi		and device class			Min	Max	† _
Low level output	V _{OL3}		For all inputs affecting output		4.5 V	1, 3		0.4	V
voltage 3007	<u>6</u> / <u>7</u> /	under test, $V_{IN} = 2$ For all other inputs,		B, S, Q, V		2		0.5]
		$V_{IN} = V_{CC}$ or GND		All		1		0.4	
		I _{OL} = 24 mA		M		2, 3		0.5	
			M, D, P, L, R, F 01 B, S, Q, V		1		0.4		
	V _{OL4}	For all inputs affecti		All	5.5 V	1, 3		0.4	
		under test, $V_{IN} = 2$ For all other inputs,		B, S, Q, V		2		0.5	
		$V_{IN} = V_{CC}$ or GND		All		1		0.4	
		I _{OL} = 24 mA	_	M		2, 3		0.5	
6/ <u>7</u> / und <u>8</u> / For a V _{IN}		For all inputs affecti under test, $V_{IN} = 2$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50$ mA	.0 V or 0.8 V	All All	5.5 V	1, 2, 3		1.65	
			M, D, P, L, R, F	01 B, S, Q, V		1	_	1.65	
Positive input clamp voltage	V _{IC+} <u>6</u> / <u>7</u> /	For inputs under tes		All B, S, Q, V	GND	1	0.4	1.5	\
3022			M, D, P, L, R, F	01 B, S, Q, V		1	0.4	1.5	
legative input clamp voltage	V _{IC-} <u>6</u> / <u>7</u> /	For inputs under tes		All B, S, Q, V	Open	1	-0.4	-1.5	\
3022			M, D, P, L, R, F	01 B, S, Q, V		1	-0.4	-1.5	
nput current high	I _{IH}	For input under test		All	5.5 V	1		0.1	μ
3010	<u>6</u> / <u>7</u> /	For all other inputs, V _{IN} = V _{CC} or GND		B, S, Q, V		2		1.0	
		-		All M		1		0.1	-
						2, 3		1.0	-
			M, D, P, L, R, F	01 B, S, Q, V		1		0.1	
nput current low 3009	I _{IL}	For input under test	t, V _{IN} = GND	All	5.5 V	1		-0.1	μ
3009	<u>6</u> / <u>7</u> /	For all other inputs, $V_{IN} = V_{CC}$ or GND		B, S, Q, V		2		-1.0	
				All M		1		-0.1	_
		ļ ,		IVI		2, 3		-1.0	
			M, D, P, L, R, F	01 B, S, Q, V		1		-0.1	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 7

Test and MIL-STD-883	Symbol	Test conditions $\underline{2}/\underline{3}/\underline{5}$ 5°C \leq T _C \leq +125°C		Device type	V _{cc}	Group A subgroups	Limit	ts <u>4</u> /	Unit
test method 1/		$+4.5 \text{ V} \leq \text{V}_{\text{C}}$ unless otherw		and device class		_	Min	Max	
Quiescent supply	ΔI_{CC}	For input under test,		01, 02	5.5 V	1, 2		1.0	mA
current delta, TTL intput levels	<u>6</u> / <u>7</u> / <u>9</u> /	$V_{IN} = V_{CC} - 2.1 \text{ V}$ For all other inputs		B, S, Q, V		3		1.6	
input levele	<u>s</u> ,	$V_{IN} = V_{CC}$ or GND		03 Q, V		1, 2, 3		1.6	
				All M		1, 2, 3		1.6	
			M, D	01		1		1.6	
			P, L, R, F	B, S, Q, V				3.0	
Quiescent supply	I _{CCH}	OEn = GND		All	5.5 V	1		2.0	μΑ
current, output 6/ 7/ high 3005	For all other inputs	,	B, S, Q, V		2		40.0		
		$V_{IN} = V_{CC}$		All		1		8.0	
				М		2, 3		160.0	
			M	01 B, S, Q, V		1		300.0	
			D	В, S, Q, V		=		1.0	mA
			P, L, R, F					2.0	
			M, D, P, L, R, F 10/	03 Q, V		1		50.0	μА
Quiescent supply	I _{CCL}	OEn = GND		All	5.5 V	1		2.0	μΑ
current, output low	<u>6</u> / <u>7</u> /	For all other inputs,		B, S, Q, V		2		40.0	<u> </u>
3005		V _{IN} = GND		All M		1		8.0	-
			Γ	IVI		2, 3		160.0	
			М	01 B, S, Q, V		1		300.0	
			D	D, O, Q, V		-		1.0	mA
			P, L, R, F					2.0	
			M, D, P, L, R, F 10/	03 Q, V		1		50.0	μА
Quiescent supply	I _{CCZ}	OEn = V _{CC}		All	5.5 V	1		2.0	μΑ
current, output three-state	<u>6</u> / <u>7</u> /	For all other inputs V _{IN} = V _{CC} or GND		B, S, Q, V		2		40.0	
3005		VIN - VCC OI GIVD		All M		1		8.0	
						2, 3		160.0	
			М	01 B, S, Q, V		1		300.0	
		D	D, O, Q, V		-		1.0	mA	
			P, L, R, F					2.0	
			M, D, P, L, R, F 10/	03 Q, V		1		50.0	μΑ

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	8

		TABLE IA. Electri	ical performance ch	naracteristics	<u>:</u> - Contir	nued.			
Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤ T _C	; ≤ +125°C	Device type and	V _{CC}	Group A subgroups	Limit	ts <u>4</u> /	Unit
test method <u>n</u>		$+4.5 \text{ V} \leq \text{V}_{\text{C}}$ unless otherw	.c ≤ +5.5 v vise specified	device class			Min	Max	
Three-state output	I _{OZH}	OEn = 2.0 V or 0.8		All	5.5 V	1		0.5	μА
leakage current high	<u>6</u> / <u>7</u> / <u>11</u> /	For all other inputs V _{IN} = V _{CC} or GND		B, S, Q, V		2		10.0	
3021		$V_{OUT} = 5.5 \text{ V}$	J	AII M	'	1		0.5	
				IVI	_ '	2, 3		10.0	
			M	01 B, S, Q, V	'	1		3.0	
			D	B, S, W, V	'			10.0	
			P, L, R, F	!				20.0	
			M, D, P, L, R, F	03 Q, V		1		5.0	
Three-state output	I _{OZL}	OEn = 2.0 V or 0.8		All	5.5 V	1		-0.5	μА
leakage current low	<u>6</u> / <u>7</u> / <u>11</u> /	For all other inputs, V _{IN} = V _{CC} or GND		B, S, Q, V	'	2		-10.0	
3020		$V_{\text{IN}} = V_{\text{CC}}$ of GND $V_{\text{OUT}} = \text{GND}$!	All	'	1		-0.5	
			· · · · · · · · · · · · · · · · · · ·	М	'	2, 3		-10.0	-
			M	01	'	1		-3.0	
			D	B, S, Q, V	'			-10.0	- - -
			P, L, R, F	!	_ '			-20.0	
			M, D, P, L, R, F	03 Q, V		1		-5.0	
Input capacitance 3012	C _{IN}	T _C = +25°C See 4.4.1c		All All	GND	4		10.0	pF
Output capacitance 3012	C _{OUT}	T _C = +25°C See 4.4.1c		01, 03 All	5.5 V	4		15.0	pF
				02 All	5.0 V			20.0	_
Power dissipation capacitance	C _{PD} 12/	T _C = +25°C See 4.4.1c		All All	5.0 V	4		65.0	pF
Low level ground bounce noise	V _{GBL} 13/ 14/	V_{LD} = 2.5 V I_{OL} = 24 mA See figure 5		All B, S, Q, V	4.5 V	4		2000	mV
High level ground bounce noise	V _{GBH} 13/ 14/	V _{LD} = 2.5 V I _{OH} = -24 mA See figure 5		All B, S, Q, V	4.5 V	4		2000	mV

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	9

		TABLE IA. Electric	cal performance ch	naracteristics	- Contin	ued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditi $-55^{\circ}\text{C} \leq \text{T}_{\text{C}}$ $+4.5 \text{ V} \leq \text{V}_{\text{C}}$	≤ +125°C	Device type and	V _{CC}	Group A subgroups		ts <u>4</u> /	Unit
_		unless otherw		device class			Min	Max	
Latch-up input/output over-voltage	I _{CC} (O/V1) 15/	$\begin{split} t_w &\geq 100~\mu\text{s},~t_{\text{cool}} \geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{over}} &= 10.5~\text{V} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I _{CC} (O/I1+) <u>15</u> /	$\begin{split} t_w &\geq 100~\mu\text{s},~t_{cool} \geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{test} &= 6.0~V \\ V_{CCQ} &= 5.5~V \\ I_{trigger} &= 120~\text{mA} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I _{CC} (O/I1-) <u>15</u> /	$\begin{split} t_w & \geq 100~\mu\text{s},~t_{cool} \geq t_w \\ 5~\mu\text{s} & \leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} & \leq t_f \leq 5~\text{ms} \\ V_{test} & = 6.0~V \\ V_{CCQ} & = 5.5~V \\ I_{trigger} & = -120~\text{mA} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up supply over-voltage	I _{CC} (O/V2) <u>15</u> /	$\begin{split} t_{w} & \geq 100 \; \mu s, \; t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; ms \\ 5 \; \mu s \leq t_{f} \leq 5 \; ms \\ V_{test} &= 6.0 \; V \\ V_{CCQ} &= 5.5 \; V \\ V_{over} &= 9.0 \; V \end{split}$		All B, S, Q, V	5.5 V	2		100	mA
Functional testing 3014	<u>6</u> / <u>7</u> / <u>16</u> /	$V_{IL} = 0.4 \text{ V}, V_{IH} = 2$ Verify output V_{O}	2.4 V	All All	4.5 V	7, 8	L	Н	
		See 4.4.1b		All M	5.5 V	7, 8	L	Н	
			M, D, P, L, R, F	01 B, S, Q, V	4.5 V	7	L	Н	
Propagation delay	t _{PHL} ,	C _L = 50 pF minimu	im	01, 03	4.5 V	9, 11	1.0	9.0	ns
time, mAn to mYn 3003	t _{PLH} 6/7/	$R_L = 500\Omega$ See figure 6		B, S, Q, V		10	1.0	10.0	
	17/ 18/			01, 03		9	1.0	9.0	
				М		10, 11	1.0	10.0	_
				02 B, S, Q, V		9, 11	1.0	8.9	
						10	1.0	10.6	_
				02 M		9	1.0	8.9	_
			F			10, 11	1.0	10.6	_
			M, D, P, L, R, F	01 B, S, Q, V		9	1.0	9.0	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	10

	TABLE IA. <u>Electrical performance characteristics</u> - Continued.								
Test and MIL-STD-883	Symbol	Test condition -55°C ≤ T _C	≤ +1 2 5°C	Device type	V _{CC}	Group A subgroups	Limit	ts <u>4</u> /	Unit
test method 1/		$+4.5 \text{ V} \le \text{V}_{\text{CC}} \le +5.5 \text{ V}$ unless otherwise specified		and device class			Min	Max	
Propagation delay	t _{PZH} ,		C _L = 50 pF minimum		4.5 V	9, 11	1.0	9.0	ns
time, output	t_{PZL} $R_L = 500\Omega$ $\underline{6}/\underline{7}/$ See figure 6			B, S, Q, V		10	1.0	11.0	
enable, OEn to MYn 3003		occ ligare o		01, 03		9	1.0	9.0	
			M		10, 11	1.0	11.0		
			02		9, 11	1.0	11.3		
			B, S, Q, V		10	1.0	13.4		
			02		9	1.0	11.3		
				M		10, 11	1.0	13.4	
			M, D, P, L, R, F	01 B, S, Q, V		9	1.0	9.0	
Propagation delay	t _{PHZ} ,	C _L = 50 pF minimu	m	01	4.5 V	9, 11	1.0	9.5	ns
time, output	t _{PLZ} 6/ <u>7</u> /	$R_L = 500\Omega$ See figure 6		B, S, Q, V		10	1.0	11.5	
disable, OEn to mYn	<u>17</u> / <u>18</u> /	l coc ligare o		01		9	1.0	9.5	
3003				M		10, 11	1.0	11.5	ns
				02		9, 11	1.0	10.6	
				B, S, Q, V		10	1.0	11.6	
				02		9	1.0	10.6	
				M		10, 11	1.0	11.6	
				03		9	1.0	10.0	
				All		10	1.0	11.5	
						11	1.0	9.5	
			M, D, P, L, R, F	01 B, S, Q, V		9	1.0	9.5	

- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and ∆I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 of this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, these devices are only tested at the 'R' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
 - RHA parts for device type 03 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, $T_A = +25$ °C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	11

TABLE IA. Electrical performance characteristics - Continued.

- 5/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table IA.
- 6/ RHA samples do not have to be tested at -55°C and +125°C prior to irradiation.
- <u>7</u>/ When performing post irradiation electrical measurements for any RHA level, $T_A = 25$ °C. Limits shown are guaranteed at $T_A = +25$ °C ± 5 °C.
- 8/ Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- 9/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes B, S, Q, and V shall use the preferred method. When the test is performed using the alternate method, the maximum limits are equal to the number of inputs at a high TTL input level times ΔI_{CC} maximum limits; and the preferred method and limits are guaranteed.
- $\underline{10}$ / The maximum limit for this parameter at 100 krads (Si) is 4 μ A.
- 11/ Three-state output conditions are required.
- 12/ Power dissipation capacitance (C_{PD}) determines both the no load dynamic power consumption (P_D) and dynamic current consumption (I_S). Where:

```
P_{D} = (C_{PD} + C_{L}) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})
I_{S} = (C_{PD} + C_{L}) V_{CC} f + I_{CC} + n \times d \times \Delta I_{CC}
```

For both P_D and I_S , n is the number of device inputs at TTL levels, f is the frequency of the input signal, d is the duty cycle of the input signal, and C_L is the external output load capacitance.

- This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e., ±24 mA) and 50 pF of load capacitance (see figure 5). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse (t_r = t_f = 3.5 ±1.5 ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 MΩ impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 5). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- $\underline{14}$ / When used in synchronous TTL compatible systems, ground bounce (V_{GBL} and V_{GBH}) = 2,000 mV can be a possible problem.
- 15/ See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ±5 percent.
- 16/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; V_{IH} = 2.4 V, V_{IL} = 0.4 V. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels are already incorporated. Functional tests at V_{CC} = 4.5 V are worst case for RHA specified devices.
- $\underline{17}$ / Device classes B, S, Q, and V are tested at V_{CC} = 4.5 V and T_C = +125°C for sample testing and at V_{CC} = 4.5 V and T_C = +25°C for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested. See 4.4.1d.
- $\underline{18}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum AC limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	12

TABLE IB. SEP test limits. 1/ 2/


Device type	SEP	T _C = temperature ±10°C	V _{cc}	Effective LET
01	SEL	+25°C	4.5 V and 5.5 V	≥ 100 MeV-cm ² /mg
03	SEL	+25°C	4.5 V and 5.5 V	≥ 93 MeV-cm²/mg

STANDARD MICROCIRCUIT DRAWING	SIZE A	
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION

SIZE A		5962-87760
	REVISION LEVEL H	SHEET 13

 ^{1/} For SEP test conditions, see 4.4.5.2 herein.
 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.





	Dimensions			
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
Α	.045	.085	1.14	2.16
b	.015	.019	0.38	0.48
С	.003	.006	0.076	0.152
D	.505	.515	12.83	13.08
E	.275	.285	6.99	7.24
е	.045	.055	1.14	1.40
L	.250	.370	6.35	9.39
Q	.010		0.25	
N	2	0	2	0

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 14

Device types	01, 03	02		
Case outlines	R, S, X, Z, 2	L	3	
Terminal number	Terminal symbol	Terminal symbol	Terminal symbol	
1	OE1	1Y1	NC	
2	1A1	2Y1	V _{CC}	
3	4Y2	3Y1	4A1	
4	2A1	4Y1	3A1	
5	3Y2	GND	2A1	
6	3A1	GND	1A1	
7	2Y2	GND	OE1	
8	4A1	GND	NC	
9	1Y2	1Y2	1Y1	
10	GND	2Y2	2Y1	
11	1A2	3Y2	3Y1	
12	4Y1	4Y2	4Y1	
13	2A2	OE2	GND	
14	3Y1	4A2	GND	
15	3A2	3A2	NC	
16	2Y1	2A2	GND	
17	4A2	1A2	GND	
18	1Y1	V _{CC}	1Y2	
19	OE2	V _{CC}	2Y2	
20	V_{CC}	4A1	3Y2	
21		3A1	4Y2	
22		2A1	NC	
23		1A1	OE2	
24		ŌE1	4A2	
25			3A2	
26			2A2	
27			1A2	
28			V_{CC}	

NC = No connection

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	15

Inputs		Outputs
OEn	mAn	mYn
L	L	L
L	Н	Н
Н	Х	Z

H = High voltage level L = Low voltage level X = Irrelevant Z = High impedance

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	16



NOTE: Resistor and capacitor tolerances = $\pm 10\%$.

FIGURE 5. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	17



NOTES:

- 1. Preferred method used for device type 02:
 - When measuring t_{PHZ} and t_{PZH} : $V_{TEST} = GND$.
 - When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
 - When measuring t_{PLH} and t_{PHL} : V_{TEST} = open.
 - Alternate method used for device types 01 and 03:
 - When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 x V_{CC}$.

 - When measuring t_{PHZ} , t_{PZH} , t_{PLH} , and t_{PHL} : V_{TEST} = open.
- 2. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 3. $R_T = 50\Omega$ or equivalent, $R_L = 500\Omega$ or equivalent.
- 4. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0 from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 6. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	18

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q, and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes B, S, Q, and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device classes M, B, and S.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table IIA herein.
 - (4) For device class M, unless otherwise noted, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
 - (5) Unless otherwise specified in the QM plan for static burn-in, device classes B and S, test condition A, method 1015 of MIL-STD-883, the test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table IA of method 1015 for class B devices.
 - (a) For static burn-in I, all inputs shall be connected to GND. The outputs may be open or connected to $V_{CC}/2 \pm 0.5 \text{ V}$. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5 \text{ V}$. R1 = 220Ω to 47 k Ω .
 - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to V_{CC} . The outputs may be open or connected to $V_{CC}/2 \pm 0.5$ V. Resistors R1 are optional on open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220Ω to 47 k Ω .
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (6) Unless otherwise specified in the QM plan for dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883, the following shall apply:
 - (a) Input resistors = 220Ω to $2 k\Omega \pm 20$ percent.
 - (b) Output resistors = $220\Omega \pm 20$ percent.
 - (c) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (d) The output enable control pin(s) shall be connected through the resistors in parallel to V_{CC} or GND, as applicable, to enable the outputs. All other inputs shall be connected through the resistors in parallel to a common clock pulse (CP), as applicable. Outputs shall be connected through the resistors to $V_{CC}/2 \pm 0.5 \text{ V}$.
 - (e) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent \pm 15 percent; V_{IH} = 4.5 V to V_{CC} ; V_{II} = 0.0 V \pm 0.5 V; t_r , $t_f \le$ 100 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		H	19

- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.2 Additional criteria for device classes B, S, Q, and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V or S beyond the requirements of device class Q or B shall be as specified in MIL-PRF-38535, appendix B.

4.2.3 Percent defective allowable (PDA).

- a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
- e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table IA subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100, divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot, and the lot shall be accepted or rejected based on the specified PDA.
- 4.3 <u>Qualification inspection for device classes B, S, Q, and V.</u> Qualification inspection for device classes B, S, Q, and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q, and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 20

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups <u>1</u> / (in accordance with MIL-STD-883, method 5005, table I)	Subgroups <u>1</u> / (in accordance with MIL-PRF-38535, table III)			
	Device class M	Device class B <u>2</u> /	Device class S 2/	Device class Q	Device class V
Interim electrical parameters, method 5004		1	1	1	1
Static burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required 4/
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (4.2.1a)	<u>3</u> /	Required 6/	Required 4/	Required <u>6</u> /	Required 4/
Interim electrical parameters, method 5004 (4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4/</u>
Interim electrical parameters, method 5004 (4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004	1, 2, 3, 7, 8, 9 <u>2</u> /	1, 2, 7, 9 <u>2</u> / <u>6</u> /	1, 2, 7, 9 <u>2</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>6</u> /	1, 2, 3, 7,8, 9, 10, 11 <u>2</u> / <u>5</u> /
Group A test requirements, method 5005 (4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end-point electrical parameters, method 5005 (4.4.2)			1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /		
Group C end-point electrical parameters, method 5005 (4.4.3)	1, 2, 3	1, 2 <u>5</u> /		1, 2, 3 <u>5</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /
Group D end-point electrical parameters, method 5005 (4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.
- 6/ The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table IIA).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 21

TABLE IIB. <u>Burn-in and operating life test, delta parameters (+25°C)</u>.

Parameter 1/	Symbol	Device type	Delta limits
Quiescent supply current	I _{CCH} , I _{CCL} , I _{CCZ}	01	±100 nA <u>2</u> /
		03	±300 nA
Supply current delta	ΔI_{CC}	03	±0.4 mA
Input current low level	I _{IL}	03	±20 nA
Input current high level	I _{IH}	03	±20 nA
Output voltage low level (V _{CC} = 5.5 V, I _{OL} = 24 mA)	V _{OL}	03	±0.04 V
Output voltage high level (V _{CC} = 5.5 V, I _{OH} = -24 mA)	V _{OH}	03	±0.20 V

- 1/ These parameters shall be recorded before and after the required burn-in and life tests to determined delta limits.
- 2/ This limit may not be production tested.

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall test all possible input to output logic patterns. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} , C_{OUT} , and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For C_{IN} , C_{OUT} , and C_{PD} , test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualifications and after process or design changes which may affect dynamic performance.
- e. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground bounce tests, test all applicable pins on five devices with zero failures.
- 4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table IIA herein. For device class S steady steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.
 - 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 22

- 4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q, and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes B, S, Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at $T_{\Delta} = +25^{\circ}\text{C}$, after exposure, to the subgroups specified in table IIA herein.
 - c. RHA tests for device classes M, B, S, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
 - d. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table IIA herein.
- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - a. Device type 01:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20%, and all outputs are open. The output enable control pin(s) shall be connected to R_{IN} in parallel to V_{CC} or GND, as applicable, to enable the outputs.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V, R_{IN} = 1 k Ω ±20%, and all outputs are open. The output enable control pin(s) shall be connected to R_{IN} in parallel to V_{CC} or GND, as applicable, to enable the outputs.
 - b. Device type 03:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc ±5%, V_{IN} = 5.0 V dc +10%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc $\pm 5\%$, V_{IN} = 0.0 V, R_{IN} = 1 k Ω $\pm 20\%$, and all outputs are open.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 23

- 4.4.5.1.1 Accelerated annealing test. Accelerated annealing test shall be performed on classes M, B, S, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C \pm 5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.
- 4.4.5.2 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:
 - a. The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive (i.e. $0^{\circ} \le \text{angle} \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
 - b. The fluence shall be ≥ 100 errors or $\geq 10^7$ ions/cm².
 - c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
 - d. The particle range shall be \geq 20 microns in silicon.
 - e. The upset test temperature shall be +25°C and the latchup test temperature is maximum rated operating temperature ±10°C.
 - f. Bias conditions shall be defined by the manufacturer for latchup measurements.
 - g. For SEP test limits, see table IB herein.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q, and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device classes B and Q devices will replace device class M devices.
 - 6.1.2.1 Substitution data.

New PIN	Old PIN
5962-8776001MRA	5962-8776001RA
5962-8776001MSA	5962-8776001SA
5962-8776001M2A	5962-87760012A
5962-8776001MLA	5962-8776001LA
5962-8776001M3A	5962-87760013A

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87760
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL H	SHEET 24

- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes B, S, Q, and V</u>. Sources of supply for device classes B, S, Q, and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.
- 6.7 <u>Additional information</u>. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.
 - a. RHA upset levels.
 - b. Test conditions (SEP).
 - c. Number of upsets (SEP).
 - d. Number of transients (SEP).
 - e. Occurrence of latchup (SEP).


STANDARD			
MICROCIRCUIT DRAWING			
DEFENCE CHIRDLY CENTED COLLIMBI			

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87760
	REVISION LEVEL H	SHEET 25

A.1 SCOPE

- A.1.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.
 - A.1.2 PIN. The PIN is as shown in the following example:



- A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.
 - A.1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
03	54ACT244	Octal buffer/line driver with three-state outputs, TTL compatible inputs

A.1.2.3 <u>Device class designator</u>. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

<u>Device class</u> <u>Device requirements documentation</u>

Q or V Certification and qualification to the die requirements of MIL-PRF-38535

STANDARD
MICROCIRCUIT DRAWING
DEFENCE CLIDDLY CENTED COLLIMDI

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87760
	REVISION LEVEL H	SHEET 26

A.1.2.4 <u>Die details</u>. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.3 Interface materials.

<u>Die type</u> <u>Figure number</u>

03 A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u> <u>Figure number</u>

03 A-1

- A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.
- A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

STANDARD
MICROCIRCUIT DRAWING
DEFENDE OUDDLY OFNITED OOLUND

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87760
	REVISION LEVEL H	SHEET 27

A.2. APPLICABLE DOCUMENTS

A.2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

- A.3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- A.3.2 <u>Design, construction and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.
 - A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.
- A.3.2.2 <u>Die bonding pad locations and electrical functions</u>. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.
 - A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.
 - A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.
 - A.3.2.5 <u>Truth table</u>. The truth table shall be as defined in paragraph 3.2.3 herein.
 - A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.7 herein.
- A.3.3 <u>Electrical performance characteristics and post-irradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table IA of the body of this document.
- A.3.4 <u>Electrical test requirements</u>. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table IA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87760
		REVISION LEVEL H	SHEET 28

- A.3.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.
- A.3.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.
- A.3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

- A.4.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.
- A.4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:
 - a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
 - b. 100% wafer probe (see paragraph A.3.4 herein).
 - c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

- A.6.1 <u>Intended use</u>. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.
- A.6.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.
- A.6.3 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
- A.6.4 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87760
		REVISION LEVEL H	SHEET 29

Die physical dimensions.

Die size: 2408 x 2250 μ m Die thickness: 285 \pm 25 μ m

Die bonding pad locations and electrical functions.

18 17 16 15 12 14 13 11 19 10 20 10 20 1 ↑ Optional Manufacturer's Logo 2 8

Pad size: Pad numbers 1 to 9 and 11 to 19: 100 x 100 μ m Pad numbers 10 (GND) and 20 (V_{CC}): 100 x 280 μ m

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE A-1

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 SIZE A REVISION LEVEL H 30

Interface materials.

Top metallization: Al Si Cu $0.85 \mu m$

Backside metallization: None

Glassivation.

Type: P. Vapox + Nitride Thickness: 0.5 μ m - 0.7 μ m

Substrate: Silicon

Assembly related information.

Substrate potential: Floating or tied to GND

Special assembly instructions: Bond pad #20 (V_{CC}) first

FIGURE A-1 – Continued.

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-87760
	REVISION LEVEL H	SHEET 31

STANDARD MICROCIRCUIT DRAWING BULLETIN DATE: 07-06-21

Approved sources of supply for SMD 5962-87760 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8776001MRA	01295 0C7V7	SNJ54ACT244J 54ACT244DMQB
5962-8776001MSA	01295 0C7V7	SNJ54ACT244W 54ACT244FMQB
5962-8776001M2A	01295 0C7V7	SNJ54ACT244FK 54ACT244LMQB
5962-8776001BRA	0C7V7	JM54ACT244BRA
5962-8776001BSA	0C7V7	JM54ACT244BSA
5962-8776001B2A	<u>3</u> /	JM54ACT244B2A
5962-8776001SRA	01295	SNV54ACT244J
5962-8776001SSA	01295	SNV54ACT244W
5962-8776001S2A	<u>3</u> /	54ACT244FK
5962R8776001BRA	<u>3</u> /	JM54ACT244BRA-RH
5962R8776001BSA	<u>3</u> /	JM54ACT244BSA-RH
5962R8776001B2A	<u>3</u> /	JM54ACT244B2A-RH
5962R8776001SRA	27014	JM54ACT244SRA-R
5962R8776001SSA	27014	JM54ACT244SSA-R
5962R8776001S2A	27014	JM54ACT244S2A-R
5962R8776001SZA	27014	JM54ACT244SZA-R
5962F8776001SSA	27014	JM54ACT244SSA-F
5962F8776001SZA	27014	JM54ACT244SZA-F
5962-8776001RA	0C7V7	54ACT244DMQB
5962-8776001SA	0C7V7	54ACT244FMQB
5962-87760012A	0C7V7	54ACT244LMQB
5962-8776002LA	<u>3</u> /	54ACT11244
5962-87760023A	<u>3</u> /	54ACT11244
5962-8776002MLA	<u>3</u> /	54ACT11244
5962-8776002M3A	<u>3</u> /	54ACT11244

See footnotes on next sheet.

DATE: 07-06-21

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8776003QXA	<u>3</u> /	54ACT244K02Q
5962-8776003QXC	<u>3</u> /	54ACT244K01Q
5962-8776003VXA	<u>3</u> /	54ACT244K02V
5962-8776003VXC	<u>3</u> /	54ACT244K01V
5962F8776003QXA	F8859	RHFACT244K02Q
5962F8776003QXC	F8859	RHFACT244K01Q
5962F8776003VXA	F8859	RHFACT244K02V
5962F8776003VXC	F8859	RHFACT244K01V
5962F8776003QRA	F8859	RHFACT244D04Q
5962F8776003QRC	F8859	RHFACT244D03Q
5962F8776003VRA	F8859	RHFACT244D04V
5962F8776003VRC	F8859	RHFACT244D03V
5962F8776003V9A	F8859	ACT244DIE2V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part.
 If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 - France
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG
NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC
028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G
NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G
MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G
NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1
74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7