								I	REVISI	ONS										
LTR	DESCRIPTION						DA	ATE (Y	R-MO-I	DA)		APPR	OVED							
A	Cha	nges in	accorda	ance witl	h NOR	R 5962-	R039-9)2. – sb	or					91-1	11-13			M. A	. Frye	
В	Drav drw	Drawing updated to reflect current requirements. Editorial changes throughout. – drw							01-0	05-21 Raymond Monnin										
С	Add	case ou	utline T.	- drw										03-0	03-01-21 Raymond Monnin			nin		
THE ORIGINA	L FIRS	T PAG	E OF T	THIS DF	1WAY	NG HA	SBEE	N REF	PLACE	D										
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS OF SHEETS				REV			C	C	C	C 4	C	C	C	C	C	C	C	C	C	C
				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP			A. Kert	у			П	FFFN			VCE	NTER			20	
STA	NDA	RD		CHEC	CKED	BY				ł	D					HIO 4				
MICRO							Johns	n								cc.dla				
DR	AWIN	G			D	avia i i		011												
				APPF	ROVE	D BY														
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS		BLE		I	Michae	I A. Fry	е				IRCU				9 BIT	A/D	CON	VERT	ſER,	
AND AGEN	VCIES	OF THE		DRAV	VING	APPR	OVAL D	DATE												
DEPARTMEN	NT OF	DEFEN	ISE)5-11													
AM	SC N/A	N		REVIS	SION I	LEVEL	С				ZE A		.GE CC			į	5962-	·8853	2	
							-			SHE		L			L					
											-		1	OF	14					

DSCC FORM 2233 APR 97 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type</u>. The device type identify the circuit function as follows:

Device type	<u>Generic number</u>	Circuit function
01	TDC1049	9-Bit A/D converter

1.2.2 <u>Case outlines</u>. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Т	See figure 1	68	quad flatpack
U	CQCC2-J68	68	J-lead chip carrier
Х	CDIP1-T64	64	dual-in-line
Y	See figure 1	64	dual-in-line
Z	CQCC1-N68	68	square leadless chip carried

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings.

$\begin{array}{l} V_{EED} \mbox{ to } D_{GND} \\ V_{EEA} \mbox{ to } A_{GND} \\ V_{EEA} \mbox{ to } V_{EED} \\ A_{GND} \mbox{ to } D_{GND} \\ V_{IN}, \ V_{RT}, \mbox{ or } V_{RB} \mbox{ to } A_{GND} \\ CONV \mbox{ or } CONV \mbox{ to } D_{GND} \\ V_{RT} \mbox{ to } V_{RB} \\ Output \mbox{ short circuit duration } \\ Storage \mbox{ temperature range.} \\ Lead \mbox{ temperature (soldering, 10 seconds)} \\ Power \mbox{ dissipation worst cases (P_{n})} \end{array}$	+0.5 V dc to -7.0 V dc +0.5 V dc to -0.5 V dc +1.0 V dc to -1.0 V dc +0.5 V dc to V _{EE} +0.5 V dc to V _{EE} +2.5 V dc to -2.5 V dc Indefinite -65°C to +150°C +300°C
Power dissipation, worst case (P _D)	
Thermal resistance, junction-to-case (θ_{JC}):	
Cases U, X and Z	See MIL-STD-1835
Case Y	
Case T	20°C/W
Junction temperature (T _J)	+175°C

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 2

1.4 Recommended operating conditions.

Digital supply voltage to D_{GND} (V_{EED}) Analog supply voltage to A_{GND} (V_{EEA})	
Analog ground voltage to A _{GND} (V _{AGND})	
Supply voltage differential (V _{EEA} - V _{EED})	-0.1 V dc to +0.1 V dc
CONV pulse width, low (t _{PWL})	12 ns minimum
CONV pulse width, high (t _{PWH})	15 ns minimum
CONV input voltage, common mode (VICM)	-0.5 V dc to -2.5 V dc
CONV input voltage, differential (V _{IDF})	+0.3 V dc to +1.2 V dc
Most positive reference input (V _{RT}) <u>1</u> /	-0.1 V dc to +0.1 V dc
Most negative reference input (V _{RB}) <u>1</u> /	-1.9 V dc to -2.1 V dc
Voltage reference differential (V _{RT} - V _{RB})	1.8 V dc to 2.1 V dc
Input voltage (V _{IN})	V _{RB} to V _{RT}
Operating case temperature range (T _C)	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 -- Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

 $1/V_{RT}$ must be more positive than V_{RB} , and $V_{RT} - V_{RB}$ must be within the specified range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	3

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.

3.2.4 Block diagram. The logic diagram shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	4

	Т	ABLE I. Electrical performance	e characteristics	<u>)</u> .			
Test	Symbol	$\begin{array}{ll} Conditions & \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ unless otherwise specified \end{array}$	Group A subgroups	Device type	Lir	Unit	
					Min	Max	
Supply current	IEE	$V_{EED} = V_{EEA} = -5.5 V$	1, 2, 3	All		-1090	mA
Reference current	I _{REF}	$ V_{RT} = 0.0 \text{ V}, V_{RB} = -2.0 \text{ V}, \\ V_{EEA}, V_{EED} = -5.5 \text{ V} $	1, 2, 3	All		36	mA
Total reference resistance $\underline{2}/$	R_{REF}	$V_{RT} = 0.0 \text{ V}, V_{RB} = -2.0 \text{ V}$	1, 2, 3	All	56	200	Ω
Input equivalent resistance 2/	R _{IN}	$V_{RT} = 0.0 \text{ V}, V_{RB} = -2.0 \text{ V}$	1, 2, 3	All	16		kΩ
Input capacitance 2/	C _{IN}	$V_{RT} = 0.0 \text{ V}, V_{RB} = -2.0 \text{ V}$	4, 5, 6			160	pF
Input constant bias current	I _{CB}	$V_{IN} = 0.0 V, V_{EEA} = V_{EED} = 5.5 V$	1, 2, 3	All		750	μΑ
Digital input current (CONV, CONV)	lı	V _I = 0.7 V, V _{EEA} = V _{EED} = -5.5 V	1, 2, 3	All		180	μΑ
Output low voltage	V _{OL}	V _{EEA} , V _{EED} = -4.9 V <u>3</u> /	1, 2, 3	All		-1.5	V
Output high voltage	V _{OH}	V _{EEA} , V _{EED} = -5.5 V <u>3</u> /	1, 2, 3	All	-1.1		V
Digital input capacitance 2/	Cı	T _A = 25°C, f = 1.0 MHz	4	All		20	pF
Maximum conversion rate 2/	Fs	V_{EEA} , V_{EED} = -4.9 V	4, 5, 6	All	30		MSPS <u>4/</u>
Functional tests		V_{EEA} , V_{EED} = -5.2 V, F_S = 1.0 MSPS (check output coding), see 4.3.1b	7, 8	All			
Sampling time offset 2/	t _{sto}	See figure 5	9, 10, 11	All	-2.0	6.0	ns
Digital output delay	t _D	V_{EEA} , $V_{EED} = -4.9 V$ <u>3</u> / See figure 5	9, 10, 11	All		31	ns
Digital output hold time	t _{но}	See figure 5	9, 10, 11	All	3.0		ns

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	5


Test	Symbol	Cond -55°C ≤ unless otherw	Group A subgroups	Device type	Limits		Unit		
						Min	Max		
Linearity error integral	Eu	V _{RT} = 0.0 V, V 100 kHz	/ _{RB} = -2.0 V, F _S =	4, 5, 6	All		0.2	%	
Linearity error, differential	E _{LD}	V _{RT} = 0.0 V, V 100 kHz	ν _{RB} = -2.0 V, F _S =	4, 5, 6	All		0.1	%	
Nominal code size	Q	V _{RT} = 0.0 V, V 100 kHz	_{RB} = -2.0 V, F _S =	4, 5, 6	All	15	185	%	
Offset error, top 2/	Eots	$V_{IN} = V_{RT}, R_{TS}$	connected	1, 2, 3	All		±4.0	mV	
	Eot	$V_{IN} = V_{RT}$		1, 2, 3	All	0	+30		
Offset error, bottom 2/	E _{OBS}	$V_{IN} = V_{RB}$, R_{BS} connected		1, 2, 3	All		±4.0	mV	
	Е _{ОВ}	$V_{IN} = V_{RB}$		1, 2, 3	All	0	-30		
Temperature coefficient of offset error $\underline{2}/$	$\frac{\Delta E_{O}}{\Delta T}$	$V_{IN} = V_{RB}$	$V_{IN} = V_{RB}$		All		20	μV/°C	
Bandwidth, full power input <u>2</u> /	BW			4, 5, 6	All	15		MHz	
Signal-to-noise ratio	SNR	Peak signal/	1.25 MHz input	4, 5, 6	All	57		dB	
(30 MSPS conversion		RMS noise	5.0 MHz input	4, 5, 6	All	53			
rate, 10 MHz bandwidth) <u>2</u> /		RMS signal/	1.25 MHz input	4, 5, 6	All	48			
		RMS noise	5.0 MHz input	4, 5, 6	All	44			
Differential phase error 2/	DP	F _S = 4 X NTSC subcarrier		4, 5, 6	All		0.5	degrees	
Differential gain error 2/	DG	$F_{S} = 4 \times NTS$	C subcarrier	4, 5, 6	All		1.5	%	

TABLE I. <u>Electrical performance characteristics</u> - continued.

Unless otherwise specified, characteristics apply over the recommended operating conditions specified in 1.4 herein. Guaranteed if not tested. Test load = 500 ohms to -2.0 V, and 20 pF to ground.

 $\begin{array}{ll} \underline{1}/ & \text{Unless otherwise specified,} \\ \underline{2}/ & \text{Guaranteed if not tested.} \\ \underline{3}/ & \text{Test load} = 500 \text{ ohms to } -2 \\ \underline{4}/ & \text{Mega samples per second.} \end{array}$

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	6




Symbol	Inches		Millimet	ters
Symbol	Min	Max	Min	Max
A	0.070	0.100	1.778	2.540
A1	0.075	0.115	1.905	2.921
b	0.009	0.015	0.229	0.381
С	0.004	0.008	0.102	0.203
D/E	0.942	0.968	23.93	24.59
е	0.045	0.055	1.143	1.397
L	0.360	0.410	9.144	10.41

NOTES:

1. In case of conflict between the English and metric dimensions, the English dimensions control.

FIGURE 1. Case outline T.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	7



NOTES:

- 1. In case of conflict between the English and metric dimensions, the English dimensions control.
- 2. Dimensioning and tolerance per ANSI-Y14.5M-1982.
- 3. Dimensions A, A1, and L are measured with the package seating in JEDEC Seating Plane Gauge GS-3.
- 4. D and E1 dimensions include allowance for package irregularities and lid misalignment.
- 5. E and eA measured with the leads constrained to be perpendicular to plane C.
- 6. eB measured at the lead tips with the leads unconstrained.
- 7. Pointed or rounded lead tips are preferred to ease insertion.
- 8. To facilitate automatic insertion, any raised irregularity on the top surface (step, mass, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- 9. Metallization of closest approach (pad or lead) to package edge.

FIGURE 1. Case outline Y - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8

Device type		01		Device type		01	
Case outline	х	Y	T, U, and Z	Case outline	х	Y	T, U, and Z
Terminal number	Т	erminal symbo	1	Terminal number	Te	erminal symb	ol
1	<u>D</u> 8	-D ₈	<u>D</u> 8	35	(<u>MSB)D</u> 1	$\overline{D_3}$	$\overline{D_2}$
2	D7	(LSB <u>)D</u> 9	D7	36	OVF	D_4	D ₂
3	D ₇	(LSB)D ₉	D ₇	37	OVF	D_4	(MSB)D
4	D ₆	D _{GND}	D ₆	38	D _{GND}	NC	(MSB)D
5	D ₆	CONV	D_6	39	D _{GND}	NC	OVF
6	D ₅	CONV	D ₅	40	R _{BS}	A _{GND}	OVF
7	D ₅	D _{GND}	D ₅	41	R _B	NC	D_{GND}
8	A _{GND}	R _{TS}	NC	42	NC	NC	NC
9	NC	OFS	A _{GND}	43	VIN	V_{EED}	R _{BS}
10	NC	R⊤	NC	44	NC	NC	R _B
11	V _{EED}	NC	NC	45	A _{GND}	NC	NC
12	NC	V _{IN}	NC	46	A _{GND}	V_{EEA}	V _{IN}
13	NC	A _{GND}	VEED	47	VIN	NC	NC
14	VEEA	A _{GND}	V _{EEA}	48	RM	VEEA	Agnd
15	NC	VIN	NC	49	VIN	NC	A _{GND}
16	NC	V _{IN}	V _{EEA}	50	V _{IN}	NC	V _{IN}
17	V _{EEA}	R _M	NC	51	A _{GND}	V_{EEA}	NC
18	NC	V _{IN}	V _{EEA}	52	A _{GND}	NC	R _M
19	V _{EEA}	A _{GND}	NC	53	V _{IN}	NC	VIN
20	NC	A _{GND}	VEEA	54	NC	VEED	VIN
21	NC	NC	VEEA	55	RT	NC	A _{GND}
22	V _{EED}	V _{IN}	V _{EED}	56	OFS	NC	NC
23	NC	NC	NC	57	R _{TS}	A _{GND}	A _{GND}
24	NC	R _B	NC	58	D _{GND}	D_5	V _{IN}
25	A _{GND}	R _{BS}	NC	59		$\overline{D_5}$	R _T
26	NC	D _{GND}	NC	60	CONV	D_6	NC
27	NC	D _{GND}	Agnd	61	D _{GND}	$\overline{D_6}$	OFS
28	 D ₄	OVF	NC	62	(LSB)D ₉	<u>D</u> ₇	R _{TS}
29	D ₄	OVF	NC	63	(LSB)D ₉	$\overline{D_7}$	CONV
30	$\overline{D_3}$	(MSB)D ₁	NC	64	$\frac{1}{D_8}$	D ₈	CONV
31	D ₃	(MSB)D ₁	D ₄	65			D _{GND}
32	$\frac{1}{D_2}$	D ₂	D ₄	66			(LSB)D
33	D ₂	$\overline{D_2}$	$\overline{D_3}$	67			(LSB)D
34	(MSB)D ₁	D ₂ D ₃	D ₃	68			$\overline{D_8}$

FIGURE 2. Terminal connections.

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 C 9	STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
			REVISION LEVEL C	SHEET 9


V _{IN}	OVF	D ₁ (MSB) – D ₉ (LSB)
+0.0039 V	1	00000000
0.0000 V	0	00000000
-0.0039 V	0	00000001
•	•	•
•	•	•
•	•	•
-0.9980 V	0	01111111
-1.0020 V	0	10000000
-1.0059 V	0	10000001
•	•	•
•	•	•
•	•	•
-1.9961 V	0	11111110
-2.0000 V	0	11111111


NOTE:

1. Voltages are code midpoints.

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	10





4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1, 4, 7, 9
Final electrical test parameters (method 5004)	1*, 2, 3, 4, 5, 6, 7*, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 4, 7, 9

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1 and 7.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 7 and 8 shall include verification of the truth table.

	1		
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88532
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-01-21

Approved sources of supply for SMD 5962-88532 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8853201TC	0C7V7	TDC1049/TC
5962-8853201UA	0C7V7	TDC1049L1V
5962-8853201XA	0C7V7	TDC1049J0V
5962-8853201YA	0C7V7	TDC1049J3V
5962-8853201ZA	0C7V7	TDC1049C1V

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u> Vendor name and address

0C7V7

Qualified Parts Laboratory, Inc. 3605 Kifer Road Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog to Digital Converters - ADC category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

017539FB 020296DB ADC0820CNEN AD7916BRMZ-RL7 AD9257TCPZ-65-EP ADC0804LCD ADC0808 MCP37211-2001/TE 512761G AD9695BCPZ-625 AD9695BCPZ-1300 MX574AKEQI MAX15511TGTL+ MAX11156ETC+T MAX1111EEE/V+ AD7175-8BCPZ-RL7 AD9530BCPZ MAX1436BECQ+D MAX16924GGM/VY+ MAX11108AVB+T MAX11647EUA+T MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MAX11137ATI+T MAX11136ATI+T MAX11612EUA+T MAX11212AEUB+T MAX11101EUB+T AD4001BCPZ-RL7 MAX14002AAP+T MCP33141-05T-E/MS MAX11636EEE+T MCP33141D-10T-E/MS MCP33151-05T-E/MS MCP33151-10T-E/MS MCP33151D-10T-E/MS MAX11259AWX+T AD7091R-5BRUZ-RL7 ADE1201ACCZ ADE1202ACCZ LTC1864CS8#PBF LTC2418CGNPBF LTC2433-1IMS#PBF LTC2442CGPBF LTC2400CS8#PBF LTC2414CGNPBF TC7109ACKW TC7109CLW