
									VE VIOI	ONS										
LTR					[DESCF	RIPTIO	N					DATE (YR-MO-DA)			APPROVED				
Α	Add a new vendor, National Semiconductor with CAGE coordinates for subgroups 10 and 11 from 70 MHz to 60 MHz in taconditions of I_{OD} from $V_{IN} = 5.5$ V to $V_{IN} = GND$. Editorial characteristics						z in tabl	e I. Changed test				W. Heckman								
В	Add "Changes in accordance with NOR 5962-R152-93"tv						3"t∨r	1				93-0	5-05		M. L	Poelk	ing			
С	Update to reflect latest changes in format and requirements throughoutles						ments.	Editor	ial char	nges		01-0	05-02		Ray	mond M	/lonnin			
D	Update drawing to current requirements. Editorial changes						anges t	hrough	out	gap		08-1	0-22		Rob	ert M. F	Heber			
The original firs REV SHEET REV SHEET REV STATUS OF SHEETS		this dra		as be		placed.	D 1	D 2	D 3	D 4	D 5	D 6	D 7	D 8	D 9					
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A			F	REV SHEI PREF Mc	ET PARED DONICA L) BY Poell	D 1		<u> </u>		5	6 EFEN	7 SE SI	8 UPPL	9 Y CE		R COI 218-3	_UMB	us	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	NDARE DCIRCU AWING) JIT	F (REV SHEI McCCHEC Ra	ET PARED ponica L CKED I ay Mon) BY Poell BY nin	D 1		<u> </u>		5	6 EFEN	7 SE SI	8 UPPL	9 Y CE	0 43		990	EUS	
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAMICRO DRA THIS DRAWIIT FOR U	NDARD DCIRCL AWING NG IS AVA ISE BY AL RTMENTS NCIES OF	O JIT AILABLI L S THE	F (REV SHEI PREF Mo	ET PARED Donica L CKED I Ay Mon ROVED A. DIC	BY Poell	D 1 1 Sting	2	<u> </u>	MIC SCI	DI DI	EFEN CC CIRCU	SE SI DLUM http	UPPLIBUS	Y CE, OHIO	O 43 scc.dl	218-3 <mark>a.mil</mark>	990 ADV		ĒD
REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIT FOR U DEPA AND AGEN DEPARTMEN	NDARD DCIRCL AWING NG IS AVA ISE BY AL RTMENTS NCIES OF	O JIT AILABLI L S THE	F (REV SHEI Mc CHEC Ra APPR D.	ET PARED Donica L CKED I Ay Mon ROVED A. DIC	D BY Poell BY nin D BY Cenzo	D 1 1 cling	2	<u> </u>	MIC SCI MO	DI DI CROC HOT	EFEN CC CIRCU FKY, THIC	SE SI DLUM http	BUPPLIBUS, D://ww	Y CE, OHIO	BIPO	218-3 la.mil PLAR, STEF	990 ADV	'ANC	ΞD

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Circuit function</u>
01	54F378	Hex parallel D-type register with enable

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat package
2	CQCC1-N20	20	Square leadless chip carrier

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage	-0.5 V dc minimum to +7.0 V dc maximum
Input voltage (V _{IN})	-1.2 V dc at -18 mA to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D) 1/	247 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage (V _{IH})	2.0 V dc
Maximum low level input voltage (V _{IL})	0.8 V dc
Case operating temperature range (T _C)	-55°C to +125°C
Minimum width of clock pulse high:	
$T_{C} = +25^{\circ}C$	4.0 ns
$T_C = -55^{\circ}C, +125^{\circ}C$	5.0 ns
Minimum width of clock pulse low:	
$T_{\rm C} = +25^{\circ}{\rm C}$	6.0 ns
T _C = -55°C. +125°C	7.5 ns

 $\underline{1}$ / Must withstand the added P_D due to short circuit test, e.g., I_{OS} .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 2

Minimum setup time, D high to clock pulse:	
$T_C = +25^{\circ}C$	4.0 ns
$T_C = -55^{\circ}C, +125^{\circ}C$	5.0 ns
Setup time, E to CP	13.0 ns
Minimum setup time, D low to clock pulse:	
$T_C = +25^{\circ}C$	4.0 ns
$T_C = -55^{\circ}C, +125^{\circ}C$	5.0 ns
Setup time, \overline{E} to CP	13.0 ns
Minimum hold time, D high to clock pulse:	
$T_C = +25^{\circ}C, -55^{\circ}C, +125^{\circ}C$	2.0 ns
Setup time, E to CP	0.0 ns
Minimum hold time, D low to clock pulse:	
$T_C = +25^{\circ}C, -55^{\circ}C, +125^{\circ}C$	2.0 ns
Setup time, \overline{E} to CP	0.0 ns

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 3

- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD
MICROCIRCUIT DRAWING
DEFENDE OUDDLY OFNITED OOLLIND

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-88555
	REVISION LEVEL D	SHEET 4

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions -55°C ≤ T _C ≤+125°C	Group A subgroups	Lin	nits	Unit
		unless otherwise specified		Min	Max	
High level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V},$ $V_{IH} = 2.0 \text{ V}, I_{OH} = -1.0 \text{ mA}$	1, 2, 3	2.5		V
Low level output voltage	V _{OL}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V},$ $V_{IH} = 2.0 \text{ V}, I_{OL} = 20 \text{ mA}$	1, 2, 3		0.5	V
Input clamp voltage	V _{IC}	$V_{CC} = 4.5 \text{ V}, I_{OL} = -18 \text{ mA},$ $T_{C} = +25^{\circ}\text{C}$	1, 2, 3		-1.2	V
High level input current	I _{IH1}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 2.7 \text{ V}$	1, 2, 3		20	μА
	I _{IH2}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 7.0 \text{ V}$	1, 2, 3		100	μА
Low level input current	I _{IL}	V _{CC} = 5.5 V, V _{IN} = 0.5 V	1, 2, 3		-0.6	mA
Supply current	I _{CC}	V _{CC} = 5.5 V, V _{IN} = 0.0 V	1, 2, 3		45	mA
Short circuit output current	I _{OS}	$V_{CC} = 5.5 \text{ V}, V_{OUT} = 0.0 \text{ V} \underline{1}/$	1, 2, 3	-60	-150	mA
Output drive current	I _{OD}	$V_{OUT} = 2.5 \text{ V}, V_{CC} = 4.5 \text{ V}, V_{IN} = \text{GND}$	1, 2, 3	60		mA
Functional tests		See 4.3.1c	7, 8			
Maximum clock frequency	f _{MAX} 2/	$V_{CC} = 5.5 \text{ V},$ $R_L = 500 \Omega \pm 5\%,$	9	80		MHz
	_	$C_L = 50 \text{ pF} \pm 10\%$	10, 11	60		
Propagation delay time, CP to Q	t _{PLH}		9	2.0	9.5	ns
			10, 11	2.0	10.0	ns
	t _{PHL}		9, 10, 11	2.5	10.5	ns

^{1/} Not more than one output should be shorted at a time, and the duration of the short circuit condition should not exceed one second.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 5

^{2/} f_{MAX}, if not tested, shall be guaranteed to the specified limits.

Case outlines	E and F	2	
Terminal	Terminal		
number	Symbol		
1	IΕ	NC	
2	Q0	Ē	
3	D0	Q0	
4	D1	D0	
5	Q1	D1	
6	D2	NC	
7	Q2	Q1	
8	GND	D2	
9	CP	Q2	
10	Q3	GND	
11	D3	NC	
12	Q4	CP	
13	D4	Q3	
14	D5	D3	
15	Q5	Q4	
16	V_{CC}	NC	
17		D4	
18		D5	
19		Q5	
20		V _{CC}	

NC = No connection


FIGURE 1. Terminal connections.

Inputs			Outputs
Ē	СР	D	Q
Н		Х	No change
L		Н	Н
L		L	L


H = High voltage level
L = Low voltage level
X = Irrelevant
L = Clock pulse (active rising edge)

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-88555
		REVISION LEVEL D	SHEET 6



TEST CIRCUIT



PROPAGATION DELAY TIMES

NOTES:

- 1. C_L includes probe and jig capacitance.
- 2. The clock input pulse has the following characteristics:

 t_r = t_f = 2.5 ns, duty cycle = 50%, and PRR \leq 1 MHz.

FIGURE 3. Test circuit and switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 7

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

	T i
MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	
(method 5004)	
Final electrical test parameters	1*, 2, 3, 7, 8, 9
(method 5004)	
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
(method 5005)	
Groups C and D end-point	1, 2, 3
electrical parameters	·
(method 5005)	

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 and 8 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88555
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL D	SHEET 8

- 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD			
MICROCIRCUIT DRAWING			

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-88555
	REVISION LEVEL D	SHEET 9

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-10-22

Approved sources of supply for SMD 5962-88555 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /	Reference military specification part number	
5962-8855501EA	0C7V7	54F378DMQB	M38510/34108BEA	
	<u>3</u> /	54F378/BEAJC		
5962-8855501FA	0C7V7	54F378FMQB	M38510/34108BFA	
	<u>3</u> /	54F378/BFAJC		
5962-88555012A	0C7V7	54F378LMQB	M38510/34108B2A	
	<u>3</u> /	54F378M/B2AJC		

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

0C7V7

 Vendor CAGE
 Vendor name

 number
 and address

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG
703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG
CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG
TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW
SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR
M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125
74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG