REVISIONS																				
LTR		DESCRIPTION								DATE (YR-MO-DA)			APPROVED							
A	Add logic diagram. Correct the parameters in waveforms, figu boilerplate to MIL-PRF-38535 requirements. Editorial changes throughout jak								ure 4.	Update	9		04-0	1-15		Thor	nas M.	Hess		
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS		I		REV	/	1	А	А	А	А	А	А	А	А	А	А	А	А	А	
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	
PMIC N/A					PARE	) BY														I
							Tunsta	I		DEFENSE SUPPLY CENTER COLUMBUS										
STAN MICRO DRA	CIRC	CUIT		CHE	CKED	BY Ray N	Ionnin			COLUMBUS, OHIO 43216 http://www.dscc.dla.mil										
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE			Ē	APPROVED BY Michael A. Frye DRAWING APPROVAL DATE 88-11-10				MICROCIRCUIT, DIGITAL, FAST CMOS, 9-BIT NONINVERTING REGISTER, TTL COMPATIBLE INPUTS, MONOLITHIC SILICON												
AMS	SC N/A	·		REVI	ISION	LEVEL	<b>A</b>			SIZ	ZE <b>A</b>		GE CO 6 <b>7268</b>			5	962-	8865	56	
										SHEI	ET	·	1	OF	13					

1. SCOPE								
1.1 <u>Scope</u> . This drawing accordance with MIL-PRF-38		ments for M	/IL-STD-883 co	mpliant, non-JAN class le	evel B microcircuits in			
1.2 Part or Identifying Nur	nber (PIN). The complet	te PIN is as	shown in the fo	ollowing example:				
<u>5962-88656</u>	<u>01</u>	K		A				
Drawing number	Device type (see 1.2.1)	Case outli (see 1.2.2		J finish 1.2.3)				
1.2.1 <u>Device type(s)</u> . The	device type(s) identify the	ne circuit fu	nction as follow	/S:				
Device type	<u>Generic n</u>	umber		Circuit function	<u>on</u>			
01	54FC	T823A		it non-inverting register w ar, TTL compatible inputs				
02	54FC	T823B		it non-inverting register w ar, TTL compatible inputs				
1.2.2 <u>Case outline(s)</u> . The	e case outline(s) are as o	designated	in MIL-STD-183	35 and as follows:				
Outline letter	Descriptive designat	or	Terminals	Package style				
K L 3	L GDFP3-T24 or CDIP4-T24			24Flat pack24Dual-in-line package28Square chip carrier packa				
1.2.3 Lead finish. The lea	ld finish is as specified ir	MIL-PRF-	38535, appendi					
1.3 Absolute maximum ra	<u>tings</u> . <u>1</u> /							
Input voltage range Output voltage range DC input diode curren DC output diode curren DC output current Maximum power dissi Thermal resistance, ju Storage temperature r Junction temperature Lead temperature (sol 1.4 <u>Recommended operat</u> Supply voltage range	(V <sub>cc</sub> )		0.5 V dc to V 0.5 V dc to V 20 mA 50 mA ±100 mA 500 mW See MIL-STE 65°C to +150 +175°C +300°C	/ <sub>cc</sub> + 0.5 V dc / <sub>cc</sub> + 0.5 V dc 0-1835 0°C				
Supply voltage range (V <sub>CC</sub> )       +4.5 V dc to +5.5 V dc         Maximum low level input voltage (V <sub>IL</sub> )       0.8 V dc         Minimum high level input voltage (V <sub>IH</sub> )       2.0 V dc         Case operating temperature range (T <sub>C</sub> )       -55°C to +125°C         1/ All voltages referenced to GND.       2/         2/ Must withstand the added P <sub>D</sub> due to short circuit test, e.g.; I <sub>OS</sub> .								
	NDARD CUIT DRAWING		SIZE A		5962-88656			
DEFENSE SUPPLY	CENTER COLUMBUS OHIO 43216-5000	-		REVISION LEVEL A	SHEET 2			

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

## SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### **STANDARDS**

### DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

## HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

- 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88656
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	3

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88656
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL A	SHEET <b>4</b>

Test Symbo		-55°C : V <sub>CC</sub> = \$	onditions ≤ T <sub>C</sub> ≤ +125°C 5.0 V dc ±10% herwise specified	Group A subgroups	Device type	Limits		Unit
						Min	Max	
High level output voltage	V <sub>OH</sub>	$\begin{array}{l} V_{CC} = 4.5 \ V \\ V_{IL} = 0.8 \ V \end{array}$	I <sub>OH</sub> = -300 μA	1, 2, 3	All	4.3		V
		V <sub>IH</sub> = 2.0 V	I <sub>OH</sub> = -15 mA	1, 2, 3	All	2.4		
Low level output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = 300 μA	1, 2, 3	All		0.2	V
		V <sub>IH</sub> = 2.0 V	I <sub>OL</sub> = 32 mA	1, 2, 3	All		0.5	
Input clamp voltage	VIK	V <sub>CC</sub> = 4.5 V, I	L N = -18 mA	1	All		-1.2	V
High level input current		$V_{CC} = 5.5 V, V$		1, 2, 3	All		5.0	μA
Low level input current	IIL	V <sub>CC</sub> = 5.5 V, V		1, 2, 3	All		-5.0	μA
High impedance current, output high	I <sub>OZH</sub>		$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 5.5 \text{ V}$		All		10.0	μΑ
High impedance current, output low	I <sub>OZL</sub>	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = \text{GND}$		1, 2, 3	All		-10.0	μA
Short circuit output current	I <sub>OS</sub>	$V_{CC} = 5.5 V \underline{1}/$		1, 2, 3	All	-75		mA
Quiescent power supply current (CMOS inputs)	Ι <sub>CCQ</sub>	$ \begin{array}{l} V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq 5.3 \text{ V} \\ V_{\text{CC}} = 5.5 \text{ V} \\ f_i = 0 \text{ MHz} \end{array} $		1, 2, 3	All		1.5	mA
Quiescent power supply current (TTL inputs)	$\Delta I_{CC}$	$V_{CC} = 5.5 V$ $V_{IN} = 3.4 V \underline{2}/$		1, 2, 3	All		2.0	mA
Dynamic power supply current	ICCD	$V_{\text{IN}} = 5.4 \text{ V} \underline{21}$ $V_{\text{CC}} = 5.5 \text{ V}, \overline{\text{OE}} = \text{GND}$ $V_{\text{IN}} \ge 5.3 \text{ V or } V_{\text{IN}} \le 0.2 \text{ V}$ Outputs open, One bit toggling 50% duty cycle		<u>3</u> /	All		0.25	mA/ MHz
Total power supply I <sub>CC</sub> <u>4</u> /		$V_{IN} \ge 5.3 \text{ V or}$ $V_{CC} = 5.5 \text{ V, f}$ $\overline{OE} = GND$ Outputs open	$V_{IN} \le 0.2 \text{ V}$ i = 10 MHz	1, 2, 3	All		4.0	mA
		$V_{IN} = 3.4 \text{ V or } V_{IN} = GI$ $V_{CC} = 5.5 \text{ V, } f_i = 10 \text{ MH}$ $\overline{OE} = GND$ $Outputs \text{ open}$ $One \text{ bit toggling, } 50\% \text{ c}$		1, 2, 3	All		6.0	mA
See footnotes at end of tab	le.							

**REVISION LEVEL** 

А

SHEET

5

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

	TABLE	I. Electrical perf	ormance characteri	stics – Continue	ed.			
Test	Symbol	-55°C ≤ V <sub>CC</sub> = 5.	$\begin{array}{c} Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ V_{CC} = 5.0 \ V \ dc \ \pm10\% \end{array}$		Device type	Lir	Unit	
			erwise specified			Min	Max	
Input capacitance	CIN	See 4.3.1c		4	All		10	pF
Output capacitance	COUT	See 4.3.1c		4	All		12	pF
Functional tests		See 4.3.1d		7, 8	All			
Propagation delay time,	t <sub>PLH1</sub> ,	$R_L = 500\Omega$	C <sub>L</sub> = 50 pF	9, 10, 11	01		12.0	ns
CP to Yn	t <sub>PHL1</sub>	See figure 4			02		8.5	
		OE = low	C <sub>L</sub> = 300 pF <u>5</u> /	9, 10, 11	01		20.0	ns
					02		16	
Propagation delay time,	t <sub>PZH</sub> ,	$R_L = 500\Omega$	$C_L = 50 \text{ pF}$	9, 10, 11	01		15.0	ns
output enable, OE to Yn	t <sub>PZL</sub>	See figure 4			02		9.0	
			$C_{L} = 300 \text{ pF} 5/$	9, 10, 11	01		25.0	ns
					02		16.0	-
Propagation delay time,	t <sub>PHZ</sub> ,	$R_L = 500\Omega$	C <sub>L</sub> = 50 pF	9, 10, 11	01		18.0	ns
output disable, OE to Yn	t <sub>PLZ</sub>	See figure 4		-, -, -,	02		8.0	
			C <sub>L</sub> = 5.0 pF <u>5</u> /	9, 10, 11	01		10.0	ns
				0, 10, 11	02		7.0	
Propagation delay time,	t <sub>PHL2</sub>	$C_{L} = 50  pF$		9, 10, 11	01		20.0	ns
CLR to Yn		$R_L = 500\Omega$		0, 10, 11	02		9.5	
Dn to CP setup time	t <sub>s1</sub>	See figure 4		9, 10, 11	01	4.0	0.0	ns
				0, 10, 11	02	3.0		
Dn to CP hold time	t <sub>h1</sub>	-		9, 10, 11	01	2.0		ns
				0, 10, 11	02	1.5		
OE (low-to-high) to CP	t <sub>s2</sub>	-		9, 10, 11	01	4.0		ns
setup time				0, 10, 11	02	3.0		
OE to CP hold time	t <sub>h2</sub>			9, 10, 11	01	2.0		ns
				0, 10, 11	02	0.0		- 113
CLR recovery time	t <sub>s3</sub>	-		9, 10, 11	01	7.0		ns
(low-to-high)				0, 10, 11	02	6.0		
CP pulse width	t <sub>w1</sub>	-		9, 10, 11	01	7.0		ns
				5, 10, 11	01	6.0		
CLR pulse width,	t <sub>w2</sub>	-		9, 10, 11	02	7.0		ns
·				3, 10, 11	01	6.0		113
(CLR = low)					02	0.0		

1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed one second.

 $\underline{2}$ / TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.

3/ This parameter is not directly testable, but is derived for use in total power supply calculations.

 $\underline{5}$ / This parameter is guaranteed, if not tested, to the specified limits.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88656
		REVISION LEVEL A	SHEET 6

Device types	01 an	
lerminal number	lerminal	symbol
Case outlines           Terminal number           1           2           3           4           5           6           7           8           9           10           11           12           13           14           15           16           17           18	K and L Terminal OE D0 D1 D2 D3 D4 D5 D6 D7 D6 D7 D8 CLR GND CP EN Y8 Y7 Y6 Y5	3 symbol OE D0 D1 D2 D3 D4 NC D5 D6 D7 D8 CLR GND NC CP EN Y8
19	Y4	Y7
20	Y3	Y6
21	Y2	Y5
22	Y1	NC
23	Y0	Y4
24	V <sub>cc</sub>	Y3
25		Y2
26		Y1
27		Y0
28		V <sub>cc</sub>

NC = No connection.

	Terminal description
Symbol	Description
Dn (n = 0 to 8)	Data inputs
CLR	Clear input. For both inverting and noninverting registers, when the clear input is low and $\overline{OE}$ is low, the Qn outputs on the flip-flop are low. When the clear input is high, data can be entered into the register.
СР	Clock pulse for the register; enters data into the register on the low-to-high transition.
Yn (n = 0 to 8)	Register output
EN	Clock enable. When the clock enable is low, data on the Dn input is transferred to the Qn output of the flip-flop on the low-to-high transition of the clock. When the clock enable is high, the Qn outputs do not change state regardless of the data or clock input transitions.
ŌĒ	Output enable control input. When the OE input is high, the Yn outputs are in the high impedance state When the OE input is low, the true regisiter data is present at the Yn outputs.
Qn $(n = 0 \text{ to } 8)$	Internal outputs of the flip-flop.

FIGURE 1.	Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88656
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	7

Inputs			Internal outputs	Outputs	Function		
ŌE	CLR	EN	Dn	СР	Qn	Yn	
H H	X X	L L	L H	$\uparrow \\ \uparrow$	L H	Z Z	High Z
H L	L	X X	X X	X X	L	Z L	Clear
H L	H H	ΞТ	H H	X X	NC NC	Z NC	Hold
H H L L	HHHH		L H L H	$\uparrow \uparrow \uparrow \uparrow \uparrow$	LΤLΤ	Z Z L H	Load

L = Low voltage level H = High voltage level X = Irrelevant NC = No change Z = High impedance state  $\uparrow$  = Low-to-high transition








FIGURE 3. Logic diagram.


STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE <b>A</b>		5962-88656
		REVISION LEVEL A	SHEET 8



## SETUP AND HOLD TIMES



ENABLE AND DISABLE TIMES




## NOTES:

- 1. Diagram shown for input control enable low and input control disable high.
- 2. Pulse generator for all pulses:  $t_f \le 2.5 \text{ ns}, t_r \le 2.5 \text{ ns}.$

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88656
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	10



## 4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	
(method 5004)	
Final electrical test parameters	1*, 2, 3, 7, 8, 9, 10, 11
(method 5004)	
Group A test requirements	1, 2, 3, 4, 7, 8, 9, 10, 11
(method 5005)	
Groups C and D end-point	1, 2, 3
electrical parameters	
(method 5005)	

## TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

## 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Test all applicable pins on five devices with zero failures.
- d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2 herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88656
		REVISION LEVEL A	SHEET <b>12</b>

## 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

## 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-88656
		REVISION LEVEL A	SHEET 13

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 04-01-15

Approved sources of supply for SMD 5962-88656 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8865601KA	<u>3</u> /	54FCT823AEB
5962-8865601LA	61772	IDT54FCT823ADB
5962-88656013A	61772	IDT54FCT823ALB
5962-8865602KA	<u>3</u> /	54FCT245BEB
5962-8865602LA	61772	IDT54FCT823BDB
5962-88656023A	61772	IDT54FCT823BLB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

Vendor CAGE number Vendor name and address

61772

Integrated Device Technology, Inc. 2975 Stender Way Santa Clara, CA 95054

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG