
								F	REVISI	ONS										
LTR					С	ESCF	RIPTIC	N					DA	TE (YI	R-MO-	-DA)		APPF	ROVED)
А	num Rem	ber 6\ noved	dor CAGE number 75569 to the drawing. Add 6Y440 to device types 03LX, 03XX, 04LX, and d Vendor CAGE number OBK02 from drawing f supply. Editorial changes throughout.				d 04X	X.		89-10-16		M. A. Frye								
В	Drav	wing updated to reflect current requirements. Editughout gap						torial c	hange	es	00-10-23			Raymond Monnin						
С		Boilerplate update and part of five year review. tcr										07-0)2-23		Joseph Rodenbeck					
THE FRONT PAGE OF THIS DRAWING HAS BEEN REPLACED																				
REV																				
SHEET																				
REV																				
SHEET																				
REV STATU	S		•	RE\	/	•	С	С	С	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					Ja		. Jami	son			DI							_UMB	US	
MICRO	NDAI OCIR(AWIN	CUIT		CHE	CKEI Ch		Reusir	ng				C				O 432 scc.dl		990		
THIS D AVA FOR U	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS			APPROVED BY Michael A. Frye				MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 256K X 1 SRAM, MONOLITHIC SILICON												
AND AGENCIES OF THE DEPARTMENT OF DEFENSE 88-10-						L DAT	Έ													
АМ	SC N//	А		REV	ISION	I LEVE	EL C				ZE A		GE CC 6726 8				5962·	-8872	25	
										SHE	ET		1	OF	14					

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	5C2561	256K x 1 CMOS SRAM	35 ns
02	5C2561	256K x 1 CMOS SRAM	45 ns
03	5C2561	256K x 1 CMOS SRAM	55 ns
04	5C2561	256K x 1 CMOS SRAM	70 ns
05	5C2561	256K x 1 CMOS SRAM	25 ns

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line package
Χ	CQCC3-N28	28	Rectangular leadless chip carrier
Υ	CDFP4-F28	28	Flat pack

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Voltage on any input relative to V _{SS} Voltage applied to Q	-0.5 V dc to +7.0 V dc -0.5 V dc to +6.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D)	1.0 W
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ _{JC})	See MIL-STD-1835
Junction temperature (T _J)	+150°C <u>1</u> /

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	4.5 V dc to 5.5 V dc
Supply voltage (V _{SS)}	0 V
Input high voltage range (V _{IH})	+2.2 V dc to +6.0 V dc
Input low voltage range (V _{IL})	-0.5 V dc to +0.8 V dc 2/
Case operating temperature range (T _C)	-55°C to +125°C

^{1/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

 $^{2/}V_{IL}$ minimum = -3.0 V dc for pulse width less than 20 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.3 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 3

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$	Group A subgroups	Device types	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Operating supply current	I _{CC1}	$t_{AVAV} = t_{AVAV}$ (minimum),	1, 2, 3	01-04		120	mA
<u>1</u> /		$V_{CC} = 5.5 \text{ V}, \overline{CE} = V_{IL},$		05		135	
		All other inputs at V _{IL}					
Standby power supply	I _{CC2}	$\overline{CE} \ge V_{IH}$, all other inputs	1, 2, 3	All		25	mA
current TTL 1/		\leq V _{IL} or \geq V _{IH} , V _{CC} = 5.5 V,					
		f = 0 MHz					
Standby power supply	I _{CC3}	$\overline{CE} \ge (V_{CC} - 0.2 \text{ V}), \text{ f} = 0 \text{ MHz},$	1, 2, 3	All		20	mA
current CMOS 1/		V _{CC} = 5.5 V, all other inputs					
		$< 0.2 \text{ V or} > (V_{CC} - 0.2 \text{ V})$					
Input leakage current,	I _{ILK}	V _{CC} = 5.5 V,	1, 2, 3	All		±10	μΑ
any input		V _{IN} = 0 V to 5.5 V					
Off-state output leakage	I _{OLK}	$V_{CC} = 5.5 \text{ V},$	1, 2, 3	All		±10	μΑ
current		V _{IN} = 0 V to 5.5 V					
Output high voltage	V _{OH}	$I_{OUT} = -4.0 \text{ mA}, V_{CC} = 4.5 \text{ V},$	1, 2, 3	All	2.4		V
		$V_{IL} = 0.8 \text{ V}, V_{IH} = 2.2 \text{ V}$					
Output low voltage	V _{OL}	$I_{OUT} = 8.0 \text{ mA}, V_{CC} = 4.5 \text{ V},$	1, 2, 3	All		0.4	V
		V _{IL} = 0.8 V, V _{IH} = 2.2 V	_				
Input capacitance	C _{IN}	$V_{IN} = 0 V$,	4	All		10.0	pF
		$f = 1.0 \text{ MHz}, T_C = 25^{\circ}\text{C},$					
Output conscitones	6	See 4.3.1c	4	ΔII		12.0	
Output capacitance	C _{OUT}	$V_{OUT} = 0 \text{ V},$ $f = 1.0 \text{ MHz}, T_C = 25^{\circ}\text{C},$	4	All		12.0	pF
		See 4.3.1c					
Chip enable access	t _{ELQV}	See figure 3 <u>2</u> /	9, 10, 11	01		35	ns
time	LLXV		, -,	02		45	
				03		55	
				04		70	
				05		25	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 5

	1 <i>F</i>	ABLE I. <u>Electrical performa</u>	ance characteristics	– Continuea.			
Test	Symbol	$V_{CC} = 4.5 \text{ V to 5.5}$ $V_{SS} = 0 \text{ V}$	subgro		Lir	mits	Unit
		unless otherwise spe			Min	Max	
Read cycle time	t _{AVAV}	See figure 3 <u>2</u> /, <u>3</u> /	9, 10,	, 11 01	35	<u> </u>	ns
				02	45	<u> </u>	
				03	55	<u> </u>	
				04	70		
				05	25		
address access time	t _{AVQV}	See figure 3 <u>2</u> /, <u>4</u> /	9, 10,	, 11 01		35	ns
				02		45	
				03		55	
				04		70	
				05		25	
Output hold after address change	t _{AVQX}	See figure 3 2/,	9, 10,	, 11 All	3.0		ns
Chip enable to output active	t _{ELQX}	See figure 3 2/, 5/, 6/	9, 10,	, 11 All	3.0		ns
Chip disable to output inactive	t _{EHQZ}	See figure 3 <u>2/, 5/, 6/</u>	9, 10,	01, 02, 05	0	20	ns
				03	0	25	
	_			04	0	30	_
Chip enable to power up	t _{ELPU}	See figure 3 <u>2</u> /, <u>5</u> /	9, 10,	, 11 All	0	<u> </u>	ns
Chip enable to power	t _{EHPD}	See figure 3 2/, <u>5</u> /	9, 10,	, 11 01	<u> </u>	35	ns
down				02		45	
				03		55	
				04		70	
				05		25	
Write cycle time	t _{AVAV}	See figure 4 2/	9, 10,		35		ns
,	2.00.			02	45	'	
				03	55		
				04	70		
				05	25	 	
Write pulse width	t _{WLWH}	See figure 4 2/	9, 10,	+	30	 	ns
Willo paice man.	¢\\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	000 ligato 1 <u>=</u>	-, -,	02	40	 	
				03	50	 	1
				03	55	 	1
				05	20	 	1
See footnotes at end of ta	able.				20		<u></u>
S	TANDAR	RD DRAWING	SIZE A			5962·	-88725
DEFENSE SUPP	PLY CENT	FER COLUMBUS 43218-3990		REVISION LEVE		SHEET	

С

6

COLUMBUS, OHIO 43218-3990

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$	Group A subgroups	Device types	Lin	nits	Unit
		unless otherwise specified			Min	Max	
Chip enable to end of	t _{ELEH}	See figure 4 2/	9, 10, 11	01	30		ns
write				02	40		
				03	50		
				04	55		
				05	20		
Data setup to end of	t_{DVWH}	See figure 4 2/	9, 10, 11	01, 02	20		ns
write				03, 04	25		
				05	16		
Data hold after end of write	t _{WHDX}	See figure 4 2/	9, 10, 11	All	2.0		ns
Address setup to end of	t _{AVWH}	See figure 4 2/	9, 10, 11	01	30		ns
write				02	40		
				03	50		
				04	55		
				05	20		
Address setup to beginning of write	t _{AVWL}	See figure 4 2/ (write cycle number 1)	9, 10, 11	All	0		ns
	t _{AVEL}	See figure 4 2/ (write cycle number 2)	9, 10, 11	All	2.0		ns
Address hold after end of write	t _{WHAV}	See figure 4 2/	9, 10, 11	All	5.0		ns
Write enable to output	t _{WLQZ}	See figure 4 <u>2</u> /, <u>5</u> /, <u>6</u> /	9, 10, 11	01, 05	0	15	ns
disable				02	0	20	
				03	0	25	
				04	0	30	
Output active after end of write	t _{WHQX}	See figure 4 2/, 5/, 6/, 7/	9, 10, 11	All	0		ns

- 1/1 I_{CC} is dependent upon output loading and cycle rate. The specified values apply with output(s) unloaded. 2/1 AC measurements assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading of 30 pF load capacitance. Output timing reference is 1.5 V. See figure 5.
- 3/ For read cycles 1 and 2, \overline{WE} is high for entire cycle.
- 4/ Device is continuously selected, CE low.
- $\underline{5}$ / Parameter, if not tested, shall be guaranteed to the limits specified in table I.
- 6/ Measured ±500 mV from steady-state output voltage. Load capacitance is 5.0 pF.
- 7/ If WE is low when CE goes low, the output remains in the high impedance state.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 7

Device types	01	through 05	5
Case outlines	L	Х	Υ
Terminal number	Terminal symbol		
1	Α	Α	Α
2	Α	Α	Α
3	Α	Α	Α
4	Α	NC	Α
5	Α	Α	Α
6	Α	Α	Α
7	Α	Α	NC
8	Α	Α	NC
9	Α	Α	Α
10	Q	Α	Α
11	WE	Q	Α
12	V_{SS}	NC	Q
13	CE	WE	WE
14	D	V_{SS}	V_{SS}
15	Α	CE	CE
16	Α	D	D
17	Α	Α	Α
18	Α	NC	Α
19	Α	Α	Α
20	Α	Α	Α
21	Α	Α	NC
22	Α	Α	NC
23	Α	Α	Α
24	V _{cc}	Α	А
25		Α	А
26		NC	А
27		Α	А
28		V_{CC}	V_{CC}

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 8

Device types 01 through 05

CE	WE	Mode	I/O	Power
Н	Х	Not selected	High Z	Standby
L	L	Write	D _{IN}	Active
L	Н	Read	D _{OUT}	Active

H = Logic "1" stateL = Logic "0" stateX = Don't care


FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING


DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-88725
	REVISION LEVEL C	SHEET 9

READ CYCLE NO. 1 (WE HIGH, CE LOW) (See notes 1, 2, and 3)



READ CYCLE NO. 2 (WE HIGH) (See notes 1 and 2)




NOTES:

- 1. WE is high for entire cycle.
- 2. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must transition between V_{IH} (min) to V_{IL} (max) or V_{IL} (max) to V_{IH} (min) in monotonic fashion.
- 3. Device is continuously selected, $\overline{\mathsf{CE}}$ low.


FIGURE 3. Read cycle timing diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 10

WRITE CYCLE NO. 1 (WE CONTROLLED) (See notes 1 and 2)



WRITE CYCLE NO. 2 ($\overline{\text{CE}}$ CONTROLLED) (See notes 1 and 2)




NOTES:

- 1. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must transition between V_{IH} (min) to V_{IL} (max) to V_{IH} (min) in monotonic fashion.
- 2. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be \geq V_{IH} during address transitions.

FIGURE 4. Write cycle timing diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 11



AC test conditions	
Input pulse levels	GND to 3.0 V
Input rise fall times	5 ns
Input timing reference levels	1.5 V
Output reference levels	1.5 V

FIGURE 5. Output load circuits.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 12

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8A, 8B

- * PDA applies to subgroup 1 and 7.
- ** See 4.3.1c.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input or output capacitance.
 - d. Subgroups 7 and 8 shall include verification of the truth table.
 - 4.3.2 Groups C and D inspections.
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125$ °C, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88725
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 13

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENDE OUDDLY OFNITED OOLUMD

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-88725
	REVISION LEVEL C	SHEET 14

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-02-23

Approved sources of supply for SMD 5962-88725 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN 1/	number	PIN 2/
5962-8872501LA	0EU86	MT5C2561C-35
3902-0072301LA	0E086	CY7C197-35DMB
	<u>3</u> /	EDI81256C35QB
	3/	P4C1257-35CMB
	3/	IDT71257S35CB
	3/	HM1-65797K/883
5962-8872501XA	0EU86	MT5C2561EC-35
3902-0072301XA	0C7V7	CY7C197-35LMB
	3/	EDI81256C35LB
	3/	P4C1257-35LMB
5962-8872501YA	0C7V7	CY7C197-35FMB
0302 0072301171	3/	EDI81256C35FB
5962-8872502LA	0EU86	MT5C2561C-45
0002 007 2002 271	0C7V7	CY7C197-45DMB
	<u>3</u> /	EDI81256C45LB
	<u>3</u> /	P4C1257-45LMB
	<u>3</u> /	IDT71257S45CB
	3/	HM1-65797M/883
5962-8872502XA	0EU86	MT5C2561EC-45
	0C7V7	CY7C197-45LMB
	3/	EDI81256C45LB
	<u>3</u> /	P4C1257-45LMB
5962-8872502YA	0C7V7	CY7C197-45FMB
	<u>3</u> /	EDI81256C45FB
5962-8872503LA	0EU86	MT5C2561C-55
	0C7V7	CY7C197-55DMB
	<u>3</u> /	EDI81256C55QB
	<u>3</u> /	P4C1257-55CMB
	<u>3</u> /	IDT71257S55CB
	<u>3</u> /	HM1-65797N/883
5962-8872503XA	0EU86	MT5C2561EC-55
	0C7V7	CY7C197-55LMB
	<u>3</u> /	EDI81256C55LB
	<u>3</u> /	P4C1257-55LMB

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8872503YA	0C7V7	CY7C197-55FMB
	<u>3</u> /	EDI81256C55FB
5962-8872504LA	0EU86	MT5C2561C-70
	0C7V7	CY7C197-70DMB
	<u>3</u> /	EDI81256C70QB
	<u>3</u> /	P4C1257-70CMB
	<u>3</u> /	IDT71257S70CB
	<u>3</u> /	HM1-65797N/883
5962-8872504XA	0EU86	MT5C2561EC-70
	0C7V7	CY7C197-70LMB
	<u>3</u> /	EDI81256C70LB
	<u>3</u> /	P4C1257-70LMB
5962-8872504YA	0C7V7	CY7C197-70FMB
	<u>3</u> /	EDI81256C70FB
5962-8872505LA	0EU86	MT5C2561C-25
	0C7V7	CY7C197-25DMB
	<u>3</u> /	IDT71257S25CB
	<u>3</u> /	P4C1257-25CMB
	<u>3</u> /	HM1-65797H/883
5962-8872505XA	0EU86	MT5C2561EC-25
	0C7V7	CY7C197-25LMB
	<u>3</u> /	P4C1257-25LMB
5962-8872505YA	0C7V7	CY7C197-25FMB
5962-8872504YA 5962-8872505LA 5962-8872505XA	0C7V7 3/ 3/ 0C7V7 3/ 0EU86 0C7V7 3/ 3/ 3/ 0EU86 0C7V7 3/ 3/	CY7C197-70LMB EDI81256C70LB P4C1257-70LMB CY7C197-70FMB EDI81256C70FB MT5C2561C-25 CY7C197-25DMB IDT71257S25CB P4C1257-25CMB HM1-65797H/883 MT5C2561EC-25 CY7C197-25LMB P4C1257-25LMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE Vendor name number and address

0EU86 Austin Semiconductor International L.P.

8701 Cross Park Drive Austin, TX 78754-4566

0C7V7 QP Semiconductor

2945 Oakmead Village Ct. Santa Clara, CA 95051-0812

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB GS8161Z36DD-200I GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG GS81284Z36B-250I M38510/28902BVA 5962-8971203XA 5962-8971202ZA 5962-8872501LA