

									25,401	0110										
LTR						DESCR	NOTICI		REVISI	ONS				TE (V	2-MO-1	<b>7</b> 4)	APPROVED			
LIK										DATE (YR-MO-DA)			JA)							
А	Add	device	class \	/ criteri	a. Add	RHA c	data. E	ditorial	change	es throughout. Jak 97-11-12				Mon	ica L. P	oelking	9			
В	Upda	ite boile	erplate	to MIL	-PRF-3	38535 re	equiren	nents	LTG				08-06-26 Thomas M. Hes				Hess			
551						1		ı				ı		ı					l	l
REV SHEET																				
REV	В	В	В	В																
SHEET	15	16	17	18																
REV STATUS				RE\	/		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARE	D BY	1	1				1			1	1		1	1	1
					М	larcia B	. Kelleh	ner					OE 0:	IDC:	v	<b>.</b>				
STAN	IDAF	RD.		CHE	CKED	BY				DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990										
MICRO DRA	CIRC	CUIT			J. 1.L.D		/lonnin					٥,				cc.dl				
				APF	PROVE	D BY														
THIS DRAWIN FOR US DEPAR	SE BY	ALL	BLE		I	Michae	l A. Fry	e		QU	AD D	-TYF					ANCE IOLIT		IOS,	
AND AGEN DEPARTMEN	CIES (	OF THE		DRA	WING	APPRO	DVAL D	ATE		SIL	ICON	1								
DEPAKTIVIEN	i OF L	/CFEN	SE			89-0	3-07													
AMS	SC N/A			RFV	ISION	LEVEL				SI	ZE	CA	GE CC	DE						
							В				4		67268			į	5962-	8955	2	
							SHEET 1 OF 18													


### 1. SCOPE


- 1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:













For device class V:

M











2

- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AC175	Quad D-type flip-flop with master reset

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class Device requirements documentation

> Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Certification and qualification to MIL-PRF-38535 Q or V

#### SIZE STANDARD 5962-89552 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 В

### 1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

### 1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V <sub>CC</sub> )	
DC output voltage range (V <sub>OUT</sub> )	0.5 V dc to V <sub>CC</sub> + 0.5 V dc
DC input diode current	±20 mA
DC output diode current (per output pin)	±50 mA
DC output source or sink current (per output pin)	±50 mA
DC V <sub>CC</sub> or GND current (per pin)	±100 mA
Maximum power dissipation (P <sub>D</sub> )	500 mW
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (O <sub>JC</sub> )	See MIL-STD-1835
Junction temperature (T <sub>J</sub> )	+175°C <u>4</u> /

#### 1.4 Recommended operating conditions. 2/ 3/ 5/

Supply voltage range (V <sub>CC</sub> )	+0.0 V dc to V <sub>CC</sub>
Minimum high level input voltage (V <sub>IH</sub> ):	2.40.1/ do
$V_{CC} = 3.0 \text{ V}$	
$V_{CC} = 4.5 \text{ V}$	3.15 V dC
V <sub>CC</sub> = 5.5 V	3.85 V dc
Maximum low level input voltage (V <sub>IL</sub> ):	
$V_{CC} = 3.0 \text{ V}$	0.90 V dc
$V_{CC} = 3.0 \text{ V}$	1.35 V dc
V <sub>CC</sub> = 5.5 V	1.65 V dc
Case operating temperature range (T <sub>C</sub> )	55°C to +125°C
Input rise or fall times:	
V <sub>CC</sub> = 3.6 V to 5.5 V	0 to 8 ns/V
Minimum setup time, Dn to CP (t <sub>s</sub> ):	
$T_C = +25$ °C, $V_{CC} = 3.0 \text{ V}$	4.5 ns
$T_C = +25$ °C, $V_{CC} = 4.5 \text{ V}$	
$T_C = -55^{\circ}C$ and +125°C, $V_{CC} = 3.0 \text{ V}$	
$T_C$ = -55°C and +125°C, $V_{CC}$ = 4.5 V	3.5 ns

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

Departion from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions:  $V_{IH} \ge 70\% V_{CC}$ ,  $V_{IL} \le 30\% V_{CC}$ ,  $V_{OH} \ge 70\% V_{CC}$  @ -20μA,  $V_{OL} \le 30\% V_{CC}$  @ 20 μA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

<sup>4/</sup> Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

### 1.4 Recommended operating conditions - Continued.

Minimum hold time, Dn to CP (th):	
$T_C = +25^{\circ}C$ , $V_{CC} = 3.0 \text{ V}$	2.0 ns
$T_C = +25^{\circ}C$ , $V_{CC} = 4.5 \text{ V}$	2.5 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 3.0 V	2.0 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 4.5 V	2.5 ns
Minimum pulse width CP (t <sub>w</sub> ):	
$T_C = +25^{\circ}C$ , $V_{CC} = 3.0 \text{ V}$	5.0 ns
$T_C = +25^{\circ}C$ , $V_{CC} = 4.5 \text{ V}$	5.0 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 3.0 V	6.0 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 4.5 V	5.0 ns
Minimum pulse width $\overline{MR}$ (t <sub>w</sub> ):	
$T_C = +25^{\circ}C$ , $V_{CC} = 3.0 \text{ V}$	5.0 ns
$T_C = +25^{\circ}C$ , $V_{CC} = 4.5 \text{ V}$	5.0 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 3.0 V	5.5 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 4.5 V	5.0 ns
Minimum recovery time, $\overline{MR}$ to CP ( $t_{rec}$ ):	
$T_C = +25^{\circ}C$ , $V_{CC} = 3.0 \text{ V}$	1.5 ns
$T_C = +25^{\circ}C$ , $V_{CC} = 4.5 \text{ V}$	1.5 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 3.0 V	1.5 ns
T <sub>C</sub> = -55°C and +125°C, V <sub>CC</sub> = 4.5 V	1.5 ns
Maximum frequency, CPn (f <sub>max</sub> ):	
T <sub>C</sub> = +25°C, V <sub>CC</sub> = 3.0 V	95 MHz
T <sub>C</sub> = +25°C, V <sub>CC</sub> = 4.5 V	95 MHz

#### 1.5 Radiation features.

 $T_C = -55$ °C and +125°C,  $V_{CC} = 3.0 \text{ V}$ ......95 MHz T<sub>C</sub> = -55°C and +125°C, V<sub>CC</sub> = 4.5 V......95 MHz

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

#### ELECTRONIC INDUSTRIES ALLIANCE (EIA)

- JEDEC Standard No. 17 A Standardized Description Test Procedure for Characterization of LATCH-UP in CMOS Devices.
- JEDEC Standard No. 20 Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89552
	REVISION LEVEL B	SHEET 6

Test and MIL-STD-883 test method 1/	Symbol	mbol Test conditions $2/3/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V		Device type and	V <sub>cc</sub>	Group A subgroups	Limi	ts <u>4</u> /	Uni
test method <u>i</u> /			cc ≤ +5.5 v vise specified	Device class			Min	Max	
Positive input clamp voltage	V <sub>IC+</sub>	For input under tes	t, I <sub>IN</sub> = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
3022	<u>5</u> /		M, D, P, L, R	All V	0.0 V	1	0.4	1.5	
Negative input clamp voltage	V <sub>IC</sub> -	For input under tes	t, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
3022	<u>5</u> /		M, D, P, L, R	All V	Open	1	-0.4	-1.5	
High level output voltage	V <sub>OH</sub>	$V_{IN} = V_{IH}$ minimum $I_{OH} = -50 \mu A$	or V <sub>IL</sub> maximum	All All	3.0 V	1, 2, 3	2.9		V
3006	<u>5</u> / <u>6</u> /				4.5 V		4.4		
					5.5 V		5.4		
			M, D, P, L, R	All V	5.5 V	1	5.4		
		$V_{IN} = V_{IH}$ minimum $I_{OH} = -4$ mA		All All	3.0 V	1, 2, 3	2.4		
		$V_{IN} = V_{IH}$ minimum $I_{OH} = -24$ mA	or V <sub>IL</sub> maximum	All All	4.5 V	1, 2, 3	3.7		
			M, D, P, L, R	All V	4.5 V	1	3.7		
				All All	5.5 V	1, 2, 3	4.7		
		$V_{IN} = V_{IH}$ minimum $I_{OH} = -50$ mA	or V <sub>IL</sub> maximum	All All	5.5 V	1, 2, 3	3.85		
			M, D, P, L, R	All V	5.5 V	1	3.85		
Low level output voltage	V <sub>OL</sub>	$V_{IN} = V_{IH}$ minimum $I_{OL} = 50 \mu A$	or V <sub>IL</sub> maximum	All All	3.0 V	1, 2, 3		0.1	V
ow level output voltage 3007	<u>5</u> / <u>6</u> /	02 1		All All	4.5 V	-		0.1	
				All All	5.5 V			0.1	
			M, D, P, L, R	All V	5.5 V	1		0.1	
		$V_{IN} = V_{IH}$ minimum $I_{OL} = 12$ mA	or V <sub>IL</sub> maximum	All All	3.0 V	1, 2, 3		0.5	
		$V_{IN} = V_{IH}$ minimum $I_{OL} = 24$ mA	or V <sub>IL</sub> maximum	All All	4.5 V	1, 2, 3		0.5	
		JL	M, D, P, L, R	All V	4.5 V	1		0.5	1
				All All	5.5 V	1, 2, 3		0.5	1
		$V_{IN} = V_{IH}$ minimum $I_{OL} = 50$ mA	or V <sub>IL</sub> maximum	All All	5.5 V	1, 2, 3		1.65	1
		-OL = 33 Hi/t	M, D, P, L, R	All V	5.5 V	1		1.65	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

		TABLE I. Electri	cal performance ch	naracteristics	s - Conti	nued.			
Test and MIL-STD-883 test method 1/	Symbol	-55°C ≤	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V		V <sub>CC</sub>	Group A subgroups	Lim	its <u>4</u> /	Unit
_			erwise specified	Device class			Min	Max	
High level input voltage	V <sub>IH</sub>			AII AII	3.0 V	1, 2, 3	2.1		V
· ·	<u>5</u> / <u>7</u> /				4.5 V	1, 2, 3	3.15		
					5.5 V	1, 2, 3	3.85		
Low level input voltage	V <sub>IL</sub>			All All	3.0 V	1, 2, 3		0.9	V
voltage	<u>5</u> / <u>7</u> /				4.5 V	1, 2, 3		1.35	
					5.5 V	1, 2, 3		1.65	
Input leakage current high	I <sub>IH</sub>	V <sub>IN</sub> = 5.5 V		All All	5.5 V	1, 2, 3		1.0	μА
3010	<u>5</u> /		M, D, P, L, R	All V	5.5 V	1		1.0	
Input leakage current low	I <sub>IL</sub>	V <sub>IN</sub> = 0.0 V		All All	5.5 V	1, 2, 3		-1.0	μА
3009	<u>5</u> /		M, D, P, L, R	All	5.5 V	1		-1.0	
Quiescent supply current	I <sub>CCH</sub>	$V_{IN} = V_{CC}$ or GN	ND	All All	5.5 V	1, 2, 3		160	μА
high	<u>5</u> /		M	All	1	1		15	
3005			P, L, R	V				100 700	
Quiescent supply current	I <sub>CCL</sub>	$V_{IN} = V_{CC}$ or GN		All All	5.5 V	1, 2, 3		160	μА
low	<u>5</u> /		М	All	1	1		15	
3005			D	V				100	
Input capacitance	C <sub>IN</sub>	See 4.4.1c	P, L, R	All	GND	4		700 8.0	pF
3012	- 114	$T_C = +25^{\circ}C$		All					
Power dissipation	C <sub>PD</sub>	See 4.4.1c	4.841.1	All	5.0 V	4		30	pF
capacitance Latch-up	<u>8</u> /	$T_{C} = +25^{\circ}C, f = t_{w} \ge 100 \ \mu s, t_{coo}$		All All	5.5 V	2		200	mA
input/output	icc	$t_w \ge 100 \mu\text{s}, t_{coo}$ 5 $\mu\text{s} \le t_r \le 5 \text{ms}$		V	0.5 V			200	111/5
over-voltage	(O/V1)	$5 \mu s \le t_f \le 5 ms$	i						
	<u>9</u> /	$V_{\text{test}} = 6.0 \text{ V}, V_0$ $V_{\text{over}} = 10.5 \text{ V}$ See 4.4.1d	<sub>CCQ</sub> = 5.5 V						
Latch-up	I <sub>cc</sub>	$t_{\rm w} \ge 100 \ \mu \rm s, \ t_{\rm coo}$	$t_{\sf w} \geq t_{\sf w}$	All	5.5 V	2		200	mA
input/output		$5 \mu s \le t_r \le 5 ms$	<b>;</b>	V					
positive over- current	(O/I1+)	$5 \mu s \le t_f \le 5 ms$ $V_{test} = 6.0 \text{ V}, V_0$							
333	<u>9</u> /	V <sub>test</sub> = 6.0 V, V <sub>0</sub> I <sub>trigger</sub> = +120 m See 4.4.1d							

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

		TABLE I. Electrical performance	characteris	tics - Cor	ntinued.			
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type and	V <sub>CC</sub>	Group A subgroups	Limi	ts <u>4</u> /	Unit
		unless otherwise specified	Device class			Min	Max	
Latch-up input/output negative over- current	I <sub>CC</sub> (O/I1-)	$\begin{split} t_{w} & \geq 100 \; \mu s,  t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; m s \\ 5 \; \mu s \leq t_{f} \leq 5 \; m s \\ V_{test} & = 6.0 \; V,  V_{CCQ} = 5.5 \; V \\ I_{trigger} & = -120 \; mA \\ See \; 4.4.1d \end{split}$	All V	5.5 V	2		200	mA
Latch-up supply over-voltage	I <sub>CC</sub> (O/V2) 9/	$\begin{array}{l} t_{w} \geq 100 \; \mu s,  t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; m s \\ 5 \; \mu s \leq t_{f} \leq 5 \; m s \\ V_{test} = 6.0 \; V,  V_{CCQ} = 5.5 \; V \\ V_{over} = 9.0 \; V \\ See \; 4.4.1d \end{array}$	All V	5.5 V	2		100	mA
Functional tests 3014	<u>5</u> / <u>10</u> /	See 4.4.1b, $V_{IN} = V_{IH}$ or $V_{IL}$ Verify output $V_{OUT}$	All All	3.0 V	7, 8	L	Н	
		M, D, P, L, R	All V		7	L	Н	
			All All	5.5 V	7, 8	L	Н	
Propagation delay time, CP to Qn,	t <sub>PHL1</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	All All	3.0 V	9	1.0	13.0	ns
Qn 3003	<u>5</u> / <u>11</u> /	See figure 4 M, D, P, L, R	All V		9	1.0	13.0	
			All All		10, 11	1.0	15.0	
			All All	4.5 V	9	1.0	9.5	
		M, D, P, L, R	All V		9	1.0	9.5	1
			All All		10, 11	1.0	11.5	1
	t <sub>PLH1</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	All All	3.0 V	9	1.0	12.0	
	<u>5</u> / <u>11</u> /	See figure 4 M, D, P, L, R	All V	•	9	1.0	12.0	1
			All All	+	10, 11	1.0	14.5	
			All All	4.5 V	9	1.0	9.0	1
		M, D, P, L, R	All V	•	9	1.0	9.0	1
			All All	1	10, 11	1.0	10.5	1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9

		TABLE I. Electri	cal performance ch	<u>naracteristic</u>	<u>cs</u> - Contin	ued.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C +3.0 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V		Device type and	V <sub>CC</sub>	Group A subgroups	Limit	s <u>4</u> /	Unit
			wise specified	Device class			Min	Max	
Propagation delay time, MR to Qn	t <sub>PHL2</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All All	3.0 V	9	1.0	11.5	ns
3003	<u>5</u> / <u>11</u> /	See figure 4	M, D, P, L, R	All V		9	1.0	11.5	
				All All		10, 11	1.0	13.5	
				All All	4.5 V	9	1.0	9.0	
			M, D, P, L, R	All V		9	1.0	9.0	
				All All		10, 11	1.0	10.5	
Propagation delay time, MR to Qn	t <sub>PLH2</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$		All All	3.0 V	9	1.0	12.5	ns
3003	<u>5</u> / <u>11</u> /	See figure 4	M, D, P, L, R	All V		9	1.0	12.5	
				All All		10, 11	1.0	15.0	
				All All	4.5 V	9	1.0	9.0	
			M, D, P, L, R	All V		9	1.0	9.0	
				All		10, 11	1.0	11.0	

- 1/ For tests not listed in the referenced MIL-STD-883, (e.g. I<sub>CC</sub>(O/V1), utilize the general test procedure under the conditions listed herein.
- <u>2</u>/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25$ °C.

  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^{\circ}C$ . c. All  $I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

Additional detailed information on qualified devices (i.e. pin for pin conditions and testing sequence) is available from the qualifying activity (DSCC-VQC) upon request.

- <u>3</u>/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L and R of irradiation. However, this device is only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.
- For negative and positive voltage and current values, the sign designates the potential difference in reference to GND 4/ and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 3.0 V  $\leq$  V<sub>CC</sub>  $\leq$  3.6 V and 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  5.5 V.
- RHA samples do not have to be tested at -55°C and +125°C prior to irradiation. 5/

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

### TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 6/ The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC} = 3.0$  V and  $V_{CC} = 4.5$  V. The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for  $V_{CC} = 5.5$  V. Limits shown apply to operation at  $V_{CC} = 3.3$  V  $\pm 0.3$  V and  $V_{CC} = 5.0$  V  $\pm 0.5$  V. Transmission driving tests are performed at  $V_{CC} = 5.5$  V with a 2 ms duration maximum.
- $\underline{I}$ / The V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as forcing functions for V<sub>OH</sub> and V<sub>OL</sub> tests.
- Power dissipation capacitance ( $C_{PD}$ ) determines both the power consumption ( $P_D$ ) and current consumption ( $I_S$ ). Where:  $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) f + (I_{$ 
  - f is the frequency of the input signal and C<sub>L</sub> is the external output load capacitance.
- 9/ See JEDEC STD. 17 for electrically induced latch-up test methods and procedures. The values listed for V<sub>trigger</sub> I<sub>trigger</sub> and V<sub>over</sub>, are to be accurate within ±5 percent.
- 10/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For V<sub>OUT</sub> measurements, L ≤ 0.3V<sub>CC</sub> and H ≥ 0.7V<sub>CC</sub>.
- $\underline{11}'$  For propagation delay tests, all paths must be tested. AC limits at V<sub>CC</sub> = 5.5 V are equal to the limits at V<sub>CC</sub> = 4.5 V and guaranteed by testing at V<sub>CC</sub> = 4.5 V. AC limits at V<sub>CC</sub> = 3.6 V are equal to limits at V<sub>CC</sub> = 3.0 V and guaranteed by testing at V<sub>CC</sub> = 3.0 V. Minimum propagation delay time limits for V<sub>CC</sub> = 5.5 V and V<sub>CC</sub> = 3.6 V shall be guaranteed to be no more than 0.5 ns less than those specified at V<sub>CC</sub> = 4.5 V and V<sub>CC</sub> = 3.0 V, respectively, in table I herein.

STANDARD				
MICROCIRCUIT DRAWING				
DEFENDE OUDDLY OFNITED COLUMN				

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-89552
	REVISION LEVEL B	SHEET 11

Device	type	01		
Case				
outlines	E, F	2		
	_			
Terminal number	Terminal symbol			
Humber	Symbol			
1	MR	NC		
2	Q0	MR		
3	$\overline{Q0}$	Q0		
4	D0	$\overline{Q}0$		
5	D1	D0		
6	Q1	NC		
7	Q1	D1		
8	GND	Q1		
9	CP	Q1		
10	Q2	GND		
11	Q2	NC		
12	D2	CP		
13	D3	Q2		
14	Q3	Q2		
15	Q3	D2		
16	$V_{CC}$	NC		
17		D3		
18		<del>Q</del> 3		
19		Q3		
20		$V_{CC}$		

Terminal descriptions					
Tominal accompliance					
Terminal symbol	Description				
Dn (n = 0 to 3)	Data inputs				
СР	Clock pulse input				
MR	Master reset input (active low)				
Qn (n = 0 to 3)	Data outputs (non-inverting)				
Qn (n = 0 to 3)	Data outputs (inverting)				

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12

Inputs		Out	puts	
— MR	Dn	СР	Qn	
Н	L	$\uparrow$	L	н
Н	Н	<b>↑</b>	Н	L
L	Х	Х	L	Н
Н	Х	L	$Q_0$	$\overline{Q_0}$

H = High voltage level
L = Low voltage level
↑ = Transition from low to high level

 $Q_0$ ,  $\overline{Q}_0$  = Levels before the indicated steady-state input conditions were established

X = Irrelevant

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13









FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14







### NOTES:

- 1.  $C_L = 50 \text{ pF minimum or equivalent (includes test jig and probe capacitance)}$ .
- 2.  $R_T = 50\Omega$  or equivalent,  $R_L = 500\Omega$  or equivalent.
- 3. Input signal from pulse generator:  $V_{IN} = 0.0 \text{ V}$  to  $V_{CC}$ ; PRR  $\leq$  10 MHz;  $t_r \leq$  3.0 ns;  $t_f \leq$  3.0 ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$ , and from 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50 percent.
- 4. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 5. The outputs are measured one at a time with one transition per measurement.

FIGURE 4. Switching waveforms and test circuit - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device class M.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - 4.2.2 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - c.  $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 16

d. Latch-up tests are required for device class V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. Test all applicable pins on five devices with zero failures.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 88535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

<sup>1/</sup> PDA applies to subgroup 1.

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - b.  $T_A = +125$ °C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>17</b>

<sup>2/</sup> PDA applies to subgroups 1 and 7.

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$ °C, after exposure, to the subgroups specified in table II herein.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89552
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 18

### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-06-26

Approved sources of supply for SMD 5962-89552 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

<b>-</b>		<del></del>
Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8955201EA	0C7V7	54AC175DMQB
5962-8955201FA	0C7V7	54AC175FMQB
5962-89552012A	0C7V7	54AC175LMQB
5962R8955201VEA	27014	54AC175JRQMLV
5962R8955201VFA	27014	54AC175WRQMLV
5962R8955201V2A	27014	54AC175ERQMLV

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG
703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG
CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG
TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW
SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR
M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125
74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG