
LTR								F	REVISI	ONS										
LIK						DESCR	IOITAI	V					DA	ATE (YI	R-MO-	DA)		APPF	ROVED	
А	Techr	nical ar	nd edito	orial ch	anges	through	nout. A	dd RH	A requi	uirements. – CS 97-11-05				Monica L. Poelking						
В	Add o	ase ou plate to	ıtline Z. ɔ MIL-F	. Add i	adiatio 535 red	n featu quirem	res for ents. E	device ditoria	type 0	1. Upd jes thro	ate the	) t		02-0	)8-09		Thor	nas M.	Hess	
С	Update boilerplate to MIL-PRF-38535 requirements LTG					·LTG					08-0	)6-26		Thor	mas M.	Hess				
REV																				
SHEET																				
REV	С	С	С	С	С	С	С													
SHEET	15	16	17	18	19	20	21													
REV STATUS				REV	,		С	С	С	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PARED L		Gaude	er			וח	FFFN	SF S	IIPPI	Y CE	NTE	s coi	UMR	IIS	
STAN MICRO DRA	CIRC	UIT		CHE	CKED Tł		J Ricci	uti		DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil										
THIS DRAWING FOR US	G IS AV SE BY A	VAILAE ALL	3LE	APP	ROVE Mo		. Poelk	ing		MICROCIRCUIT, DIGITAL, ADVANCED CMOS, HEX INVERTER WITH OPEN DRAIN OUTPUTS,										
DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE		DRAWING APPROVAL DATE				МО	NOL	ITHIC	SIL	ICON	l									
				93-06-03 REVISION LEVEL																
DEPARTMENT	SC N/A			REV	SION I	EVEL				_	ZE A		GE CC				5962-	-9059	00	

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes B, S, Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54AC05	Hex inverter with open drain outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

B, S, Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
Z	GDFP1-G14	14	Flat pack with gullwing
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET

1.3 Absolute maximum ratings. 1/ 2/ 3/	
Supply voltage range (V <sub>CC</sub> )	0.5 V dc to +6.0 V dc
DC input voltage range (V <sub>IN</sub> )	
DC output voltage range (V <sub>OUT</sub> )	
Input clamp diode current (I <sub>IK</sub> )	
Output clamp diode current (I <sub>OK</sub> )	±20 mA
DC output current (I <sub>OUT</sub> ) per output pin	±50 mA
DC V <sub>CC</sub> or GND current (I <sub>CC</sub> , I <sub>GND</sub> ) per pin	±300 mA
Storage temperature range (T <sub>STG</sub> )	65°C to +150°C
Maximum power dissipation (P <sub>D</sub> )	500 mW
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case $(\theta_{JC})$	
Junction temperature (T <sub>J</sub> )	+175°C
1.4 Recommended operating conditions. 2/ 3/ 4/ 5/  Supply voltage range (V <sub>CC</sub> )	+0.0 V dc to V <sub>CC</sub> +0.0 V dc to V <sub>CC</sub> 0.90 V at V <sub>CC</sub> = 3.0 V dc 1.35 V at V <sub>CC</sub> = 4.5 V dc
Maximum high level input voltage (V <sub>IH</sub> )	1.65 V at $V_{CC} = 5.5$ V dc 2.10 V at $V_{CC} = 3.0$ V dc 3.15 V at $V_{CC} = 4.5$ V dc 3.85 V at $V_{CC} = 5.5$ V dc
Case operating temperature range (T <sub>C</sub> )	
Input edge rate (ΔV/Δt) minimum	
(V <sub>IN</sub> from 30% to 70% of V <sub>CC</sub> )	125 mV/ns
Maximum low level output current (I <sub>OL</sub> )	
(01)	24 mA at $V_{CC}$ = 4.5 V and 5.5 V dc
1.5 Radiation features.	
Maximum total dose available (dose rate = 50 – 300 rads (Si)/s):  Device type 01	

<sup>5/</sup> The minimum value for the output pull-up resistors are 229Ω at V<sub>CC</sub> = 5.5 V, and 300Ω at V<sub>CC</sub> = 3.6 V. The minimum values shall apply over the ambient temperature range of -55°C to +125°C and shall include the negative tolerance values of the pull-up resistors used.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

<sup>2/</sup> Unless otherwise noted, all voltages are referenced to GND.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>CC</sub> range and case temperature range of -55°C to +125°C.

 $<sup>\</sup>frac{4}{2}$  Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery backup systems. Data retention implies no input transitions and no stored data loss with the following conditions: V<sub>IH</sub> ≥ 70 percent of V<sub>CC</sub>, V<sub>IL</sub> ≤ 30 percent of V<sub>CC</sub>, V<sub>OH</sub> ≥ 70 percent of V<sub>CC</sub> at -20 μA, V<sub>OL</sub> ≤ 30 percent of V<sub>CC</sub> at 20 μA.

The minimum value for the output pull-up resistors are 229Ω at V<sub>CC</sub> = 5.5 V, and 300Ω at V<sub>CC</sub> = 3.6 V. The minimum values

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

# ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

# 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
  - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 <u>Logic diagram</u>. The logic diagram shall be as specified on figure 3.
- 3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 4

- 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.
- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-90590
	REVISION LEVEL C	SHEET 5

TABLE I.	Electrical	performance	characteristics.
I ADLE I.		Dellolliance	Ulalaulelisilus.

TABLE 1. <u>Electrical performance characteristics</u> .									
Test and MIL-STD-883 test method 1/	Symbol	$-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}$ 3.0 V $\le \text{V}_{\text{CC}} \le 5.5^{\circ}$		Device type and device	V <sub>cc</sub>	Group A subgroups	Limit	ts <u>5</u> / Max	Unit
		unless otherwise	e specified	class <u>4</u> /					
Low level output voltage 3007	V <sub>OL1</sub> <u>6</u> /	For all inputs affectioutput under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 2.10 \text{ V}$ $V_{IL} = 0.90 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	ng	AII AII	3.0 V	1, 2, 3		0.1	V
	V <sub>OL2</sub> <u>6</u> /	For all inputs affectioutput under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.15 \text{ V}$ $V_{IL} = 1.35 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	ng	AII AII	4.5 V	1, 2, 3		0.1	
	V <sub>OL3</sub>	For all inputs affectioutput under test $V_{IN} = V_{IH}$ or $V_{IL}$ $V_{IH} = 3.85 \text{ V}$ $V_{IL} = 1.65 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu\text{A}$	ng	All All	5.5 V	1, 2, 3		0.1	
			M, D, P, L, R	01 B, S, Q, V		1		0.1	
	V <sub>OL4</sub>	For all inputs affect	ing	All	3.0 V	1, 3		0.4	
	<u>6</u> /	output under test V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		B, S, Q, V		2		0.5	
		$V_{IH} = 2.10 \text{ V}$ $V_{IL} = 0.90 \text{ V}$ For all other inputs		All M		1		0.4	
		$V_{IN} = V_{CC}$ or GND $I_{OL} = 12 \text{ mA}$				2, 3		0.5	
	V <sub>OL5</sub>	For all inputs affecti	ng	All	4.5 V	1, 3		0.4	
		output under test $V_{IN} = V_{IH}$ or $V_{IL}$		B, S, Q, V		2		0.5	
		$V_{IH} = 3.15 \text{ V}$ $V_{IL} = 1.35 \text{ V}$		All M		1		0.4	
		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA				2, 3		0.5	
			M, D, P, L, R	01 B, S, Q, V		1		0.4	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 6

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883 test method 1/	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C		Device type and device	V <sub>CC</sub>	Group A subgroups	Limi	ts <u>5</u> /	Unit
test method <u>i</u> /		$3.0 \text{ V} \leq \text{V}_{CC}$ unless otherwis		class <u>4</u> /			Min	Max	
Low level output voltage	V <sub>OL6</sub> <u>6</u> /	For all inputs affecti output under test	ing	All B, S, Q, V	5.5 V	1, 3		0.4	V
3007		$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 3.85 \text{ V}$				2		0.5	
		$V_{IL} = 1.65 \text{ V}$ For all other inputs $V_{IN} = V_{CC} \text{ or GND}$		All M		1		0.4	
		$I_{OL} = 24 \text{ mA}$				2, 3		0.5	
	V <sub>OL7</sub> <u>7</u> /	For all inputs affecting output under test $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 3.85 \text{ V}$ $V_{IL} = 1.65 \text{ V}$ For all other inputs $V_{IN} = VCC \text{ or GND}$ $I_{OL} = 50 \text{ mA}$		AII AII	5.5 V	1, 2, 3		1.65	
			M, D, P, L, R	01 B, S, Q, V		1		1.65	
Positive input clamp voltage	V <sub>IC+</sub>	For input under test I <sub>IN</sub> = 1 mA	t	All B, S, Q, V	GND	1	0.4	1.5	V
3022			M, D, P, L, R	01 B, S, Q, V		1	0.4	1.5	
Negative input clamp voltage	V <sub>IC-</sub>	For input under test I <sub>IN</sub> = -1 mA	t	All B, S, Q, V	Open	1	-0.4	-1.5	V
3022			M, D, P, L, R	01 B, S, Q, V		1	-0.4	-1.5	
Input current high 3010	I <sub>IH</sub>	For input under test $V_{IN} = V_{CC}$	t	All B, S, Q, V	5.5 V	1		0.1	μΑ
3010		For all other inputs				2		1.0	
		$V_{IN} = V_{CC}$ or GND		AII M		1		0.1	
						2, 3		1.0	
			M, D, P, L, R	01 B, S, Q, V		1		0.1	
Input current low 3009	I <sub>IL</sub>	For input under test $V_{IN} = GND$		All B, S, Q, V	5.5 V	1		-0.1	μΑ
3009		For all other inputs		D, S, Q, V		2		-1.0	
	$V_{IN} = V_{CC}$	$V_{IN} = V_{CC}$ or GND		All M		1		-0.1	
			MDDIS			2, 3		-1.0	
			M, D, P, L, R	01 B, S, Q, V		1		-0.1	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 7

TABLE I. <u>Electrical performance characteristics</u> - Continued.										
Test and MIL-STD-883	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C				V <sub>CC</sub>	Group A subgroups	Limits <u>5</u> /		Unit
test method 1/		$3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 5$ unless otherwise s	.5 V pecified	and device class <u>4</u> /			Min	Max		
Output leakage	I <sub>OHC</sub>	For all inputs affecting	output	All	5.5 V	1		0.5	μΑ	
current high 3021		under test V <sub>IN</sub> = 1.65 V		B, S, Q, V		2		10.0		
		V <sub>OUT</sub> = 5.5 V		All		1		0.5		
				М		2, 3		10.0		
			M	01		1		15.0		
			D	B, S, Q, V				50.0		
			P, L, R					100.0		
Quiescent supply current, output	I <sub>CCH</sub>	For all inputs V <sub>IN</sub> = V <sub>CC</sub> or GND		All B, S, Q, V	5.5 V	1		1.0	μΑ	
high		VIN - VCC OI GIVD		D, O, Q, V		2		20.0		
3005			All M		1		4.0			
						2, 3		80.0		
			M	01 B, S, Q, V		1		50.0		
			D	2, 0, 4, 1				100.0		
			P, L, R					700.0		
Quiescent supply current, output	I <sub>CCL</sub>	For all inputs V <sub>IN</sub> = V <sub>CC</sub> or GND		All B, S, Q, V	5.5 V	1		1.0	μΑ	
low 3005		114 00				2		20.0		
3003				All M		1		4.0		
						2, 3		80.0		
			M	01 B, S, Q, V		1		50.0		
			D					100.0		
lanut consittance	0	Can 4 4 4 a	P, L, R	A II	CND	4		700.0		
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°C		All All	GND	4		10	pF	
Power dissipation capacitance	C <sub>PD</sub> <u>8</u> /	See 4.4.1c T <sub>C</sub> = +25°C		All All	5.0 V	4		50	pF	
Low level ground bounce noise	V <sub>GBL</sub> <u>9</u> /	$V_{LD} = 2.5 \text{ V},$ $I_{OL} = +24 \text{ mA}$ See figure 4		All B, S, Q, V	4.5 V	4		1000	mV	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 8

	TABLE I. <u>Electrical performance characteristics</u> - Continued.								
Test and MIL-STD-883	Symbol	-55°C ≤ T <sub>C</sub> ≤	≤ +125°C	Device type	V <sub>CC</sub>	Group A subgroups	Limi	its <u>5</u> /	Unit
test method 1/		$3.0 \text{ V} \leq \text{V}_{CC}$ unless otherwis		and device class <u>4</u> /		!	Min	Max	
Latch-up input/output over-voltage	I <sub>cc</sub> (O/V1) 10/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{cool} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{test} &= 6.0~\text{V} \\ V_{CCQ} &= 5.5~\text{V} \\ V_{over} &= 10.5~\text{V} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/output positive over-current	I <sub>cc</sub> (O/I1+) <u>10</u> /	$\begin{split} t_{w} &\geq 100~\mu\text{s} \\ t_{cool} &\geq t_{w} \\ 5~\mu\text{s} &\leq t_{r} \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_{f} \leq 5~\text{ms} \\ V_{test} &= 6.0~\text{V} \\ V_{CCQ} &= 5.5~\text{V} \\ I_{trigger} &= +120~\text{mA} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up input/output negative over-current	I <sub>cc</sub> (O/I1-) <u>10</u> /	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{cool} &\geq t_w \\ 5~\mu\text{s} &\leq t_r \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t_f \leq 5~\text{ms} \\ V_{test} &= 6.0~V \\ V_{CCQ} &= 5.5~V \\ I_{trigger} &= -120~\text{mA} \end{split}$		All B, S, Q, V	5.5 V	2		200	mA
Latch-up supply over-voltage	I <sub>CC</sub> (O/V2) <u>10</u> /	$\begin{array}{l} t_{w} \geq 100 \; \mu s \\ t_{cool} \geq t_{w} \\ 5 \; \mu s \leq t_{r} \leq 5 \; m s \\ 5 \; \mu s \leq t_{f} \leq 5 \; m s \\ V_{test} = 6.0 \; V \\ V_{CCQ} = 5.5 \; V \\ V_{over} = 9.0 \; V \end{array}$		All B, S, Q, V	5.5 V	2		100	mA
Truth table test output voltage 3014	11/	$\begin{aligned} &V_{\text{IL}} = 0.45 \text{ V} \\ &V_{\text{IH}} = 2.50 \text{ V} \\ &\text{Verify output V}_{\text{O}} \\ &\text{See 4.4.1e} \end{aligned}$		All All	3.0 V	7	L	Н	
		$\begin{aligned} &V_{IL} = 0.60 \text{ V} \\ &V_{IH} = 3.70 \text{ V} \\ &Verify \text{ output } V_O \\ &See \text{ 4.4.1e} \end{aligned}$		AII AII	4.5 V	7, 8	L	Ι	
		1	M, D, P, L, R	01 B, S, Q, V	3.0 V	7	L	Н	

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - Continued.									
Test and MIL-STD-883	Symbol	Test condition $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le$	+125°C	Device type	V <sub>CC</sub>	Group A subgroups	Limit	ts <u>5</u> /	Unit
test method 1/		$3.0 \text{ V} \leq V_{CC}$ unless otherwis		and device class <u>4</u> /			Min	Max	
Propagation delay time, output disable	t <sub>PLH</sub> 12/ 13/	$C_L = 50 \text{ pF minimum}$ $R_L = 500\Omega$	n,	All B, S, Q, V	3.0 V	9, 11	1.0	15.0	ns
An to On	12/ 10/	See figure 5		D, O, Q, V		10	1.0	15.5	
3003				AII M		9	1.0	15.0	
				IVI		10, 11	1.0	15.5	
			M, D, P, L, R	01 B, S, Q, V		9	1.0	15.0	
				All	4.5 V	9, 11	1.0	14.5	
				B, S, Q, V		10	1.0	15.5	
				All		9	1.0	14.5	
				M		10, 11	1.0	15.5	
			M, D, P, L, R	01 B, S, Q, V		9	1.0	14.5	
Propagation delay	t <sub>PHL</sub>	C <sub>L</sub> = 50 pF minimum	n,	All	3.0 V	9, 11	1.0	7.5	ns
time, output enable An to $\overline{O}$ n	<u>12</u> / <u>13</u> /	$R_L = 500\Omega$ See figure 5		B, S, Q, V		10	1.0	8.0	
3003				All		9	1.0	7.5	
				M		10, 11	1.0	8.0	
			M, D, P, L, R	01 B, S, Q, V		9	1.0	7.5	
				All	4.5 V	9, 11	1.0	5.5	
				B, S, Q, V		10	1.0	6.0	
				All		9	1.0	5.5	
		M		10, 11	1.0	6.0			
			M, D, P, L, R	01 B, S, Q, V		9	1.0	5.5	

- 1/ For tests not listed in MIL-STD-883 [e.g. I<sub>CC</sub>(O/V1)], utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25$ °C.
  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^{\circ}C$ .
  - c. All I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L and R of irradiation. However, this device is only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	10

# TABLE I. Electrical performance characteristics - Continued.

- 4/ The word "All" in the device type and device class column, means limits for all device types and classes.
- 5/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- 6/ For device classes B, S, Q, and V, this test is guaranteed, if not tested, to the limits specified in table I.
- $\underline{7}$ / Transmission driving tests are performed at  $V_{CC} = 5.5 \text{ V}$  dc with a 2 ms duration maximum. This test may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{IH}$  or  $V_{IL}$ . For device class M, subgroup 1 testing shall be guaranteed if not tested to the limits specified in table I. For radiation hardness assured devices, subgroup 1 tests shall be performed.
- 8/ Power dissipation capacitance  $(C_{PD})$  determines the no load dynamic power consumption,  $P_D = (C_{PD} + C_L)(V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$ . The dynamic current consumption,  $I_S = (C_{PD} + C_L)V_{CC}f + I_{CC}$ . For both  $P_D$  and  $I_S$ , f is the frequency of the input signal.
- 9' This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded ( $I_{OL}$  maximum = -24 mA) and 50 pF of load capacitance (see figure 4). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ( $I_{tr}$  =  $I_{tr}$  = 3.5  $I_{tr}$  = 1.5 ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M $I_{tr}$  impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 4). This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- $\underline{10}$ / See EIA/JEDEC Standard No. 78 for electrically induced latch-up test methods and procedures. The values listed for  $V_{trigger}$ ,  $I_{trigger}$ , and  $V_{over}$  are to be accurate within  $\pm$  5 percent.
- 11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices.  $H \ge 2.5 \text{ V}$ , L < 2.5 V; high inputs = 3.7 V and low inputs = 0.6 V for  $V_{CC} = 4.5 \text{ V}$  and  $H \ge 1.5 \text{ V}$ , L < 1.5 V; high inputs = 2.5 V and low inputs = 0.45 V for  $V_{CC} = 3.0 \text{ V}$ . The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated. For device classes B, S, Q, and V, functional tests at  $V_{CC} = 3.0 \text{ V}$  are guaranteed, if not tested.
- 12/ Device classes B, S, Q, and V are tested at  $V_{CC} = 3.0 \text{ V}$  and  $V_{CC} = 4.5 \text{ V}$  at  $T_C = +125^{\circ}\text{C}$  for sample testing and at  $V_{CC} = 3.0 \text{ V}$  and  $V_{CC} = 4.5 \text{ V}$  at  $T_C = +25^{\circ}\text{C}$  for screening. Other voltages of  $V_{CC}$  and temperatures are guaranteed, if not tested (see 4.4.1d).
- $\underline{13}$ / AC limits at  $V_{CC} = 5.5$  V are equal to the limits at  $V_{CC} = 4.5$  V and guaranteed by testing at  $V_{CC} = 4.5$  V. Minimum ac limits for  $V_{CC} = 5.5$  V are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5$  V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

STANDARD					
MICROCIRCUIT DRAWING					

SIZE <b>A</b>		5962-90590
	REVISION LEVEL C	SHEET 11

Device type 01					
Case outlines	C, D, and Z	2			
Terminal number	Termina	al symbol			
1	A0	NC			
2	<u></u>	A0			
3	A1	Ō0			
4	Ō1	A1			
5	A2	NC			
6		<del>-</del> 01			
7	GND	NC			
8		A2			
9	A5	Ō2			
10	Ō4	GND			
11	A4	NC			
12	Ō3	Ō5			
13	А3	A5			
14	V <sub>cc</sub>	Ō4			
15		NC			
16		A4			
17		NC			
18		O3			
19		A3			
20		V <sub>CC</sub>			

NC = No connection

Terminal Description					
Terminal symbol	Description				
An (n =0 to 5)	Inputs				
On (n = 0 to 5)	Open drain outputs				

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	12

Device type 01		
Inputs	Outputs 1/	
H	L H	

H = High voltage level L = Low voltage level

 $\underline{1}\!/$  For functional testing, use the output load circuit specified in figure 5, or equivalent.

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 13




NOTE: Resistance and capacitance tolerances =  $\pm 10\%$ .

FIGURE 4. Ground bounce load circuit and waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	14





# NOTES:

- 1. C<sub>L</sub> = 50 pF minimum or equivalent (includes test jig and probe capacitance).
- 2.  $R_L = 500\Omega$  or equivalent.
- 3.  $R_T = 50\Omega$  or equivalent.
- 4. Input signal from pulse generator:  $V_{IN}$  = 0.0 V to  $V_{CC}$ ; PRR  $\leq$  10 MHz; duty cycle = 50 percent;  $t_r \leq$  2.5 ns;  $t_f \leq$  2.5 ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$ , and 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively.
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	15

# 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes B, S, Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes B, S, Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
  - 4.2.1 Additional criteria for device classes M, B, and S.
    - a. Burn-in test, method 1015 of MIL-STD-883.
      - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
    - b. Interim and final electrical test parameters shall be as specified in table II herein.
    - (3) Delete the sequence specified in 3.1.10 through 3.1.14 of method 5004 and substitute the first 7 test requirements of table II herein.
    - (4) For device class M, unless otherwise specified, the requirements for device class B in method 1015 of MIL-STD-883 shall be followed.
    - (5) Unless otherwise specified in the QM plan for static burn-in, device classes B and S, test condition A, test method 1015 of MIL-STD-883. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
      - (a) For static burn-in I, all inputs shall be connected to GND. Outputs may be open or connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . R1 =  $220\Omega$  to 47 k $\Omega$ .
      - (b) For static burn-in II, all inputs shall be connected through the R1 resistors to  $V_{CC}$ . Outputs may be open or connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . Resistors R1 are optional on open outputs, and required on outputs connected to  $V_{CC}/2 \pm 0.5 \text{ V}$ . R1 =  $220\Omega$  to 47 k $\Omega$ .
      - (c)  $V_{CC} = 5.5 \text{ V} \pm 0.5 \text{ V}$ .
    - (6) Unless otherwise specified in the QM plan for dynamic burn-in, device classes B and S, test condition D, method 1015 of MIL-STD-883,
      - (a) Input resistors =  $220\Omega$  to  $2 k\Omega \pm 20$  percent.
      - (b) Output resistors =  $220\Omega \pm 20$  percent.
      - (c)  $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.0 \text{ V}.$
      - (d) Three input pins shall be connected through resistors to a clock pulse (CP1). The remaining three input pins shall be connected through resistors to a second clock pulse (CP2). Outputs shall be connected through resistors to  $V_{\rm CC}/2 \pm 0.5 \ V$ .
      - (e) CP1 = CP2 = 25 kHz to 1 MHz square wave; duty cycle = 50 percent  $\pm$ 15 percent; CP2 shall be 180° out-of-phase with CP1:  $V_{IH}$  = 4.5 V to  $V_{CC}$ ,  $V_{IL}$  = 0 V  $\pm$ 0.5 V;  $t_r$ ,  $t_f$   $\leq$  100 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	16

- (f) For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.
- 4.2.2 Additional criteria for device classes B, S, Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table II herein.
  - c. Additional screening for device classes S or V beyond the requirements of device classes B or Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.2.3 Percent defective allowable (PDA).
  - a. The PDA for class S or V devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
  - b. Static burn-in I and II failures shall be cumulative for determining the PDA.
  - c. The PDA for class B or Q devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
  - d. The PDA for class M devices shall be in accordance with MIL-PRF-38535, appendix A for static burn-in and dynamic burn-in.
  - e. Those devices whose measured characteristics, after burn-in, exceed the specified delta limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.
- 4.3 <u>Qualification inspection for device classes B, S, Q and V.</u> Qualification inspection for device classes B, S, Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes B, S, Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD
MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-90590
	REVISION LEVEL C	SHEET 17

# TABLE II. Electrical test requirements.

Test requirements	Subgroups 1/ (in accordance with MIL-STD-883, method 5005, table I)	Subgroups <u>1/</u> (in accordance with MIL-PRF-38535,table III)			
	Device class M	Device <u>2</u> / class B	Device <u>2</u> / class S	Device class Q	Device class V
Interim electrical parameters, method 5004 (see 4.2)		1	1	1	1
Static burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required 4/	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Static burn-in II, method 1015 (see 4.2.1a)	<u>3</u> /	Required <u>6</u> /	Required <u>4</u> /	Required <u>6</u> /	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)		1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /	1 <u>2</u> / <u>5</u> /
Dynamic burn-in I, method 1015 (see 4.2.1a)	<u>3</u> /	Not required	Required <u>4</u> /	Not required	Required <u>4</u> /
Interim electrical parameters, method 5004 (see 4.2.1b)			1 <u>5</u> /		1 <u>5</u> /
Final electrical parameters, method 5004 (see 4.2)	1, 2, 3, 7, 8, 9 <u>2</u> /	1, 2, 7, 9 <u>2</u> / <u>6</u> /	1, 2, 7, 9 <u>2</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>6</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> /
Group A test requirements method 5005 (see 4.4.1)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group B end point electrical parameters, method 5005 (see 4.4.2)			1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /		
Group C end-point electrical parameters, method 5005 (see 4.4.3)	1, 2, 3	1, 2 <u>5</u> /		1, 2, 3 <u>5</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>5</u> /
Group D end-point electrical parameters, method 5005 (see 4.4.4)	1, 2, 3	1, 2	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters, method 5005 (see 4.4.5)	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ PDA applies to subgroup 1 (see 4.2.3). For device classes S and V, PDA applies to subgroups 1 and 7 (see 4.2.3).
- 3/ The burn-in shall meet the requirements of 4.2.1a herein.
- 4/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1), in accordance with test method 5004 of MIL-STD-883. For pre-burn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ Delta limits shall be required only on table I, subgroup 1. The delta values shall be computed with reference to the previous interim electrical parameters. The delta limits are specified in table III.
- 6/ The device manufacturer may at his option either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias) or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	18

TABLE III. Burn-in and operating life test, delta parameters at +25°C

Parameters 1/	Symbol	Device type	Delta limits
Supply current	I <sub>CCH</sub> , I <sub>CCL</sub>	01	±100 nA <u>2</u> /

- 1/ These parameters shall be recorded before and after the required burn-in and life tests to determine delta limits.
- 2/ Guaranteed, if not tested.

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up and ground bounce tests are required for device classes B, S, Q, and V. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up and ground-bounce tests, test all applicable pins on five devices with zero failures.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. C<sub>PD</sub> shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.
- d. For device classes B, S, Q, and V, subgroups 9 and 11 tests shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes B, S, Q, and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 <u>Group B inspection</u>. When applicable, the group B inspection end-point electrical parameters shall be as specified in table II herein. For device class S steady-state life tests, the test circuit shall be maintained by the manufacturer and shall be made available to the acquiring or preparing activity upon request.
  - 4.4.3 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
  - 4.4.3.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
    - a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
    - b.  $T_A = +125$ °C, minimum.
    - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.3.2 Additional criteria for device classes B, S, Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.4 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-90590
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	19

- 4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. For device classes B, S, Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
  - c. Prior to irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- 4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A and as specified herein:

Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- 1. Inputs tested high,  $V_{CC}$  = 5.5 V dc +5%,  $R_{CC}$  = 10 $\Omega$  +20%,  $V_{IN}$  = 5.0 V dc +5%,  $R_{IN}$  = 1 k $\Omega$  +20%, and all outputs are open.
- 2. Inputs tested low,  $V_{CC} = 5.5 \text{ V dc} + 5\%$ ,  $R_{CC} = 10\Omega + 20\%$ ,  $V_{IN} = 0.0 \text{ V dc}$ ,  $R_{IN} = 1 \text{ k}\Omega + 20\%$ , and all outputs are open.
- 4.4.5.1.1 Accelerated annealing test. Accelerated annealing shall be performed on class M, Q, and V devices requiring an RHA level greater than 5K rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at  $25^{\circ}$ C  $\pm$  5°C. Testing shall be performed at initial qualification and after any design or process changes which may effect the RHA response of the device.
  - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes B, S, Q and V or MIL-PRF-38535, appendix A for device class M, B, and S.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
  - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-90590
		REVISION LEVEL C	SHEET 20

- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes B, S, Q and V</u>. Sources of supply for device classes B, S, Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device classes M, B, and S</u>. Approved sources of supply for class M, B, and S are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING

SIZE <b>A</b>		5962-90590
	REVISION LEVEL C	SHEET 21

# STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-06-26

Approved sources of supply for SMD 5962-90590 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/	Vendor CAGE Number	Vendor Similar PIN <u>2</u> /
5962-9059001MCA	0C7V7	54AC05DMQB
5962-9059001MDA	0C7V7	54AC05FMQB
5962-9059001M2A	0C7V7	54AC05LMQB
5962-9059001BCA	0C7V7	54AC05BCA
5962-9059001BDA	0C7V7	54AC05BDA
5962-9059001B2A	0C7V7	54AC05B2A
5962R9059001SCA	27014	JM54AC05SCA-RH
5962R9059001SDA	27014	JM54AC05SDA-RH
5962R9059001S2A	27014	JM54AC05S2A-RH
5962R9059001SZA	27014	JM54AC05SZA-RH

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2/</u> <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name <u>and address</u>
27014	National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG
NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC
028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G
NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G
MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G
NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1
74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7