
								R	EVISI	ONS										
LTR					D	ESCF	RIPTIO	N					DA	TE (YI	R-MO-	DA)		APPR	OVED)
А		Added low power version device, 03, with an access t CAGE number 1FN41. Editorial changes throughout.						35 ns	for	92 - 10 - 29				M. A. Frye						
В	Cha	nges i	n acco	ordance	e with	NOR !	5962-F	२१८२-९	93					93 - 0	6 - 03		M. A. Frye			
С										ighout.				95 - 0)5 - 19		M. A. Frye			
D	Cha	nges i	n acco	ordance	e with	NOR !	5962-F	2058-9	96	<u> </u>				96 - 0)3 - 13			. Fry		
E		<u> </u>								raphs.	ksr				4 - 02			mond I	Monnii	n
F Changed Table I Input capacitance (CI) from 8 pF to the sample size for capacitance testing (paragraph 4 devices to 5 devices. Corrected Figure 2 Terminal c case outlines X and Y for devices 04, 05, 06, and 07 terminals 4 and 26 are GND, not NC. Added footnot select parameters. ksr				pF to 2 aph 4.4 inal co nd 07;	20 pF. 4.1e) fr onnection to indionality	Chan rom 18 on for cate th	5 nat		07-0)8-03			ert M.							
THE ORIGIN REV SHEET		RST F	PAGE	OF TH				S BEE		PLACI	ΞD									
	┣───		┣───			┣───		┣───	┣───											
REV	F	F	F	F	F	<u> </u>	<u> </u>	<u> </u>	<u> </u>											
SHEET	15	16	17	18	19 ,		<u> </u>													
REV STATUS	3			RE\	/		F	F	F	F	F	F	F	F	F	F	F	F	F	F
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A					PARE					DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil										
STAN	NDAF	۲D		CHE) BY														
MICRO		сит		с	harles	s Reus	sing			MI	CR	OC	IRC	UIT	Γ, Μ	EM	OR	Y.		
DRA	WIN	G					-								•			SEA	۱BL	E
THIS DF	> ^ \ / / I N			<u> </u>						PF	205	GRA	MN	/IAB	BLE	LO	GIC	; AF	RA	Y,
AVA	ILABL	E			ROVE															,
FOR U				N	Michae	કો A. F	rye				2115						N			
DEPAR AND AGEN DEPARTMEN	ICIES	OF TH		DRA		6 APPI - 07 - 2	ROVA 25	L DAT	E											
AMS	SC N/A	4		RFV	ISION					SI	ZE	CA	GE CO	DF			•••			
							F			4	4		67268			59	62-	915	45	
										SHE	ET			1	OF ²	19				

1. SCOPE

1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M), space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Standby <u>Access time</u>	Supply Current
01	V2500H	38-input, 24-output and-or-logic array	35 ns	
02	V2500H	38-input, 24-output and-or-logic array	25 ns	
03	V2500L	38-input, 24-output and-or-logic array	35 ns	10 mA
04	V2500B	38-input, 24-output and-or-logic array	15 ns	
05	V2500BL	38-input, 24-output and-or-logic array	20 ns	10 mA
06	V2500BQ	38-input, 24-output and-or-logic array	25 ns	
07	V2500BQL	38-input, 24-output and-or-logic array	30 ns	5 mA

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q, V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
Q	GDIP1-T40 or CDIP2-T40	40	Dual-in-line <u>1</u> /
X	CQCC1-N44	44	Square leadless chip carrier <u>1</u> /
Y	See figure 1	44	J - leaded chip carrier <u>1/</u>

1/ Lid shall be transparent to permit ultraviolet light erasure.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	2

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 2/ 3/

Supply voltage range	-0.5 V dc to +7.0 V dc
Input voltage range	-2.0 V dc to +7.0 V dc 4/
Output voltage range applied	$-0.5 \text{ V} \text{ dc to } +7.0 \text{ V} \text{ dc } \frac{4}{4}$
Output sink current	8 mA
Thermal resistance, junction-to-case (0JC):	
Cases Q, X	See MIL-STD-1835
Case Y	20°C/W
Maximum power dissipation (P _D) <u>5</u> /	1.2 W
Maximum junction temperature	+175°C
Lead temperature (soldering, 10 seconds maximum)	+300°C
Endurance	25 erase/write cycles (minimum)
Data retention	10 years (minimum)
1.4 Recommended operating conditions.	
1.4 <u>Recommended operating conditions</u> .	

$\begin{array}{l} Supply \mbox{ voltage range } (V_{CC}) \hfill \\ Supply \mbox{ voltage } (V_{SS}) \hfill \\ High \hfill level input \mbox{ voltage range } (V_{IH}) \hfill \\ Low \hfill level input \mbox{ voltage range } (V_{IL}) \hfill \\ Case \hfill operating \hfill temperature \hfill range (T_C) \hfill \\ \end{array}$	0.8 V dc maximum
---	------------------

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

3/ All voltages referenced to V_{SS}.

<u>4</u>/ Minimum voltage is -0.6 V dc which may undershoot to -2.0 V dc for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} +0.75 V dc which may overshoot to +7.0 V dc for pulses of less than 20 ns.

5/ Must withstand the added P_D due to short circuit test; e.g., I_{OS}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	3

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM Standard F1192-00 - Standard Guide for the Measurement of Single Event Phenomena from Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications should be addressed to: ASTM International, PO Box C700, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959; http://www.astm.org.)

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; http://www.jedec.org.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535, and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.4 herein and on figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth table(s)</u>. The truth table(s) shall be as specified on figure 3.

3.2.3.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 3 herein. When required in screening (see 4.2 herein), or qualification conformance inspection groups A, B, C, or D (see 4.3 herein), the devices shall be programmed by the manufacturer prior to test in a checkerboard or similar pattern (a minimum of 50 percent of the total number of gates programmed).

3.2.3.2 <u>Programmed devices</u>. The truth table for programmed devices shall be as specified by an attached altered item drawing.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I. Unless otherwise specified, the values specified in table I are the preirradiation and postirradiation values. Postirradiation electrical measurements for any RHA level are tested at, $T_A = +25^{\circ}C$.

	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	4

3.5 <u>Verification of erasure or programmed EPLD's</u>. When specified, devices shall be verified as either programmed (see 4.7 herein) to the specified pattern or erased (see 4.6 herein). As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

3.6 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract.

3.6.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.3.1 and table IIA. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.

3.6.2 <u>Manufacturer programmed device delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.

3.7 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.7.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.8 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.9 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.10 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.11 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.12 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

3.13 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein, over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request by the preparing or acquiring activity, along with the test data.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	5

3.14 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitor. This reprogrammability test shall be done only for initial characterization and after any design or process changes, which may affect the reprogrammability of the device. The methods and procedures may be vendor specific but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein. This procedure shall be under document control and shall be made available upon request.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
- b. Devices shall be burned-in containing a pattern that assures all inputs and I/Os are dynamically switched. This pattern must have all cells programmed in a high or low state (not neutralized).
- c. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
- d. Interim and final electrical parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	6

		Conditions <u>1</u> /			L	imits	
Test	Symbol 	$\begin{array}{l} \mid V_{SS} = 0 \ V, \ -55^\circ C \leq T_C \leq +125^\circ C \\ \mid \ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \mid \ unless \ otherwise \ specified \end{array}$	Group A subgroups 	Device types 	 Min 	Max	_lUnit
High level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V}, V_{IL} = 0.8 \text{ V},$ $I_{O} = -4.0 \text{ mA}, V_{IH} = 2.0 \text{ V}$	1, 2, 3	All	2.4		V
_ow level output voltage	V _{OL}	V _{CC} = 4.5 V, V _{IL} = 0.8 V, I _O = 6.0 mA, V _{IH} = 2.0 V	1, 2, 3	All		0.5	V
<u>2/</u> High impedance output leakage current	I _{oz}	V _{CC} = 5.5 V	1, 2, 3	All	-10	10	μA
High level input current	II _{IH}	V _{IH} = 5.5 V	1, 2, 3	All		25	
current		V _{IH} = 2.4 V				10	μA
_ow level input current	I	V _{IL} = 0.4 V	1, 2, 3	All		-10	1.
		V _{IL} = GND				-10	μA
Supply current	I _{CC1}	Outputs open, $V_{CC} = 5.5 V, V_{IN} = GND \text{ or } V_{CC}$	1, 2, 3	01-03		180	_ mA
				06,07		85	
Standby supply current	I _{CC2}	V_{CC} = 5.5 V, V_{IN} = GND or V_{CC} Outputs open	1, 2, 3 	03,05		10	mA
Output short circuit	I _{os}	V _{CC} = 5.5 V, V _O = 0.5 V	1, 2, 3	01-03	-25	-90	mA
current <u>3/ 4/</u>				04-07	-25	-120	
nput capacitance	C ₁ 4/ <u>5</u> /	V _I = 0 V, V _{CC} = 5.0 V, T _A = +25°C, f = 1 MHz (see 4.4.1e)	4	All		20	pF
Output capacitance	C _O 4/ <u>5</u> /	 V _O = 0 V, V _{CC} = 5.0 V, T _A = +25°C, f = 1 MHz (see 4.4.1e)	4	All		12	 pF
Functional tests		see 4.4.1c	7,8A,8B	All	1		
nput to output enable	t _{EA}	V_{CC} = 4.5 V, C_L = 5 pF, see figures 5 and 6 (circuit A)	9, 10, 11	01,03 02,06 04 05 07		35 25 15 20 30	ns
nput to output disable	It _{ER}		9, 10, 11	01,03 02,06 04 05 07		35 25 15 20 30	_ ns

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-91545
	REVISION LEVEL F	SHEET 7

	TA	BLE I. Electrical performanc	e characteristics -	Continued.			
Test	 Symbol 	$\begin{array}{ l l l l l l l l l l l l l l l l l l l$	subgroup		Limit Min	ts Max	 Unit
Input or feedback to nonregistered output	t _{PD}	V_{CC} = 4.5 V, C _L = * pF, see figures 4 and 5 (* circuit B or C as applicable)	9, 10, 11	01,03 02,06 04 05 07		35 25 15 20 30	ns
Clock to output	t _{co}		9, 10, 11			35 25 15 20 30	ns
Clock period $(t_{CF} + t_{SF})$	t _P	$V_{CC} = 4.5 V$, $C_L = 5 pF$, see figures 4 and 5 (circuit <i>i</i>	A) 9, 10, 11	01,03 02 04 05 06 07	35 25 17 24 28 30		
Clock pulse width	tw	V_{CC} = 4.5 V, C_L = * pF, see figures 4 and 5 (* circuit B or C as applicable)	9, 10, 11	01 02 03 04 05 06 07	15 10 17 7.5 11 14 15		ns
Setup time <u>6</u> / output register	t _{SI1}		9, 10, 11	01 02 03 04 05 06 07	15 10 22 5 10 15 19		ns
Setup time <u>7</u> / <u>8</u> / buried register	t _{SI2}		9, 10, 11	01,02 03 04 05 06 07	5 22 5 10 15 19		ns
Clock to feedback <u>8</u> /	t _{CF}		9, 10, 11	01 02 03 04 05 06 07	15 10 15 5 10 12 13	20 18 20 12 16 18 20	ns
Feedback setup time <u>8</u> /	 t _{SF} 		9, 10, 11	01,03 02 04 05 06,07	15 7 5 8 10		ns
See footnotes at end	of table.						
MICROC		DRAWING	SIZE A				5962-9154
		TER COLUMBUS 43218-3990		REVISION	LEVEL F		SHEET 8

	TA	BLE I. Electrical performance	ce characteristics - C	Continued.			
Test	 Symbol 	$ \begin{array}{ c c c c c } \hline Conditions & \underline{1}/ \\ V_{SS} = 0 \ V, \ -55^{\circ}C \leq T_{C} \leq +1 \\ & 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \end{array} $	 25°C Group A subgroups	 Device s types	Limit Min	s Max	 _ Unit
Hold time	lt _H	unless otherwise specified $V_{CC} = 4.5 V, C_L = * pF, see$ figures 4 and 5 (* circuit B	<u> </u> 9, 10, 11	01,02, 04 05 06	5 10 12		ns
Hold time output register	t _{H1}	or C as applicable)	9, 10, 11	07	13		_ ns
Hold time <u>8/</u> buried register	t _{H2}		9, 10, 11	03	5		ns
Maximum clock frequency <u>4</u> / <u>6</u> /	f _{MAX}		9, 10, 11	01,03 02 04 05 06 07		28 40 66 45 36 33	_ MHz
Asynchronous reset pulse width	t _{AW}		9, 10, 11	01,03 02 04 05 06	20 15 8 12 15		_ ns
Asynchronous reset recovery time	t _{AR}		9, 10, 11	07 01,03 02 04 05 06 07	18 20 15 8 12 15 15 18		_ ns
Asynchronous reset to registered output reset	t _{AP}		9, 10, 11	01,03 02 04 05 06 07		35 25 18 22 28 30	_ ns
Clock to output, input pin clock	t _{cos}		9, 10, 11	04 05 06 07		10 11 12 15	_ ns
Clock to feedback, input pin clock <u>8</u> /	lt _{CFS}		9, 10, 11	04 05 06 07	0	5 6 7 8	_ ns
Input setup time, input pin clock	t _{sis}		9, 10, 11	04 05 06 07	9 14 20 23		_ ns
See footnotes at end o	of table.						
MICROC		DRAWING	SIZE A				5962-91545
		TER COLUMBUS 43218-3990	F	REVISION	LEVEL F		SHEET 9

		Conditions <u>1</u> /	I		Limi	ts	
Test	Symbol 	$ \begin{array}{l} \ V_{SS} = 0 \ V, \ -55^\circ C \leq T_C \leq +125^\circ C \\ \ \ 4.5 \ V \leq V_{CC} \leq 5.5 \ V \\ \ unless \ otherwise \ specified \end{array} $	Group A subgroups	Device types 	 Min 	Max	Unit
Feedback setup time, input pin clock <u>8</u> /	t _{sFs}	V_{CC} = 4.5 V, C _L = * pF, see figures 4 and 5 (* circuit B or C as applicable)	9, 10, 11	04 05 06 07	9 14 20 23		_ ns _
Hold time, input pin clock	lt _{HS}		9, 10, 11	04 05 06	0		ns
Clock width, input pin clock	t _{ws}		9, 10, 11	07 04 05 06	0 6 7 8		ns
Clock period, input pin clock	It _{PS}		9, 10, 11	07 04 05 06 07	9 12 14 16 18		ns
Maximum clock frequency input pin clock	f _{MAXS}		9, 10, 11	07 04 05 06 07		83 71 62 55	_ MHz
Asynchronous reset/ preset recovery time, input pin clock	It _{ARS}		9, 10, 11	04 05 06 07	12 15 20 25		ns
Feedback to non- registered output <u>8</u> /	t _{PD2}		9, 10, 11	04 05 06 07		15 20 25 30	ns
Input to nonregistered feedback <u>8</u> /	t _{PD3}		9, 10, 11	04 05 06 07		11 15 18 20	ns
Feedback to non- registered feedback <u>8</u> /	t _{PD4}		9, 10, 11	04 05 06 07		11 15 18 20	ns
Feedback to output enable <u>8</u> /	t _{EA2}	V_{CC} = 4.5 V, C _L = 5 pF see figures 4 and 5 (circuit A)	9, 10, 11	04 05 06 07		15 20 25 30	_ ns
Feedback to output disable <u>8</u> /	t _{ER2}		9, 10, 11	04 05 06 07		15 20 25 30	_ ns
See footnotes at end o	f table	•				- + - -	
		RD S DRAWING	SIZE A				5962-91

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-91545
	REVISION LEVEL F	SHEET 10

TABLE I. Electrical performance characteristics - Continued.

- 1/ All voltages are referenced to ground.
- 2/ I/O terminal leakage is the worst case of IIX or IOZ.
- $\underline{3}$ / Only one output shorted at a time.
- 4/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- 5/ All pins not being tested are to be open.
- 6/ Test applies only to register outputs.
- 7/ Buried registers include all 24 Q2 registers and any of the 24 Q1 registers in macrocells configured as combinational.
- 8/ Values guaranteed by design and are not tested.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. For device class M, subgroups 7, 8A and 8B tests shall be sufficient to verifying the functionality of the device. These tests form a part of the vendors test tape and shall be maintained and available upon request. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - d. O/V (Latch up) tests shall be measured only for the initial qualification and after any process or design changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing or acquiring activity upon request. For device classes Q and V, the procedures and circuit shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JEDEC Standard EIA/JESD78 may be used for reference.
 - e. Subgroup 4 (C₁ and C₀ measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 5 devices with no failures, and all input and output terminals tested.
 - f. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups B, C, and D testing).

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.


4.4.2.1 Additional criteria for device class M.

a. Steady-state life test conditions, method 1005 of MIL-STD-883:

- (1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- (2) $T_A = +125^{\circ}C$, minimum.
- (3) Test duration: 1,000 hours, except as specified in method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 11

Case outline Y



Symbol	Millimeter	S	Inches					
	Min	Max	Min	Max				
А	3.96	4.57	.156	.180				
A1	0.89	1.14	.035	.045				
A2	2.29	3.05	.090	.120				
b	0.43	0.53	.017	.021				
b1	0.71	0.81	.028	.032				
С	0.20	0.25	.008	.010				
D/E	17.40	17.70	.685	.695				
D1/E1	16.40	16.90	.645	.665				
е	1.27	BSC	.050	BSC				
e1	12.70	BSC	.500	BSC				
e2	15.00	16.00	.590	.630				
N	44							

NOTE: Although dimensions are in inches, the US government preferred system of measurement is the metric SI system. However, since this item was originally designed using inch-pound units of measurement, in the event of conflict between the two, the inch-pound units shall take precedence. Metric equivalents are for general information only.

Coplanarity is .008 inches (8 mil) with lead finish applied.

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 12

Device types	All	01,02,03	04, 05, 06, and 07	
Case outlines	Q	X, Y	X, Y	
Terminal number	Terminal symb	ol		
1				
2	I			
3 4	I I/O	NC	GND 1/	
5	I/O I/O			
6	1/O	1/0	I/O	
7	I/O	I/O	I/O	
8	I/O	I/O	I/O	
9	I/O	I/O	I/O	
10	V _{CC}	I/O	I/O	
11	I/O	V _{cc}	V _{CC}	
12 13	I/O I/O	V _{CC} I/O	V _{cc} I/O	
13	I/O	 I/O	1/0 1/0	
15	1/O	1/0	I/O	
16	I/O	1/O	I/O	
17		I/O	I/O	
18		I/O	I/O	
19	I	<u> </u>	I	
20				
21 22				
23				
24	I/O			
25	I/O	i		
26	I/O	NC	GND <u>1</u> /	
27	I/O	I/O	I/O	
28	I/O	I/O	I/O	
29	I/O	I/O	I/O	
30	GND I/O	I/O I/O	I/O I/O	
31 32	I/O I/O	1/0 1/0	1/0 1/0	
33	I/O	GND	GND	
34	I/O	GND	GND	
35	I/O	1/0	I/O	
36	I/O	I/O	I/O	
37		I/O	I/O	
38	I	I/O	I/O	
39		I/O	1/0	
40		I/O	I/O	
41				
43				
44				
<u>1</u> / Original draft and u devices 04 through				
	FIGURE 2. <u>Term</u>	inal connections.		
STANDARD		SIZE		
MICROCIRCUIT DRAWIN	IG	Α		5962-91545
DEFENSE SUPPLY CENTER CC				
COLUMBUS, OHIO 43218-3			REVISION LEVEL F	SHEET 13


Input pins Output pins																										
I	I	1	I	I	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I	Ι	Ι	I/O											
x	×	$\langle \rangle$	x	х	х	х	х	х	х	х	х	х	х	х	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z

	Output pins - continued												
I/O	I/O	I/O	l/ O	I/O	I/O	l/ O	I/O	I/O	I/O	I/O	I/O		
z	Z	Z	Z	Z	Z	z	Z	z	Z	Z	Z		

X = Don't care state Z = Three-state

FIGURE 3. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	14



Line	Test	Subgroups	Suba	roups
no.	requirements	(per method 5005, table I)	(per MIL-P	PRF-38535, e III)
		Device Class M	Device Class Q	Device Class V
1	Interim electrical parameters (see 4.2)			1,7,9
2	Static burn-in I and II method 1015	Required <u>8</u> /	Required <u>8</u> /	Required <u>8</u> /
3	Same as line 1			1*,7* Δ
4	Dynamic burn-in (method 1015)	Not Required	Not Required	Not Required
5	Same as line 1			1*,7* Δ
6	Final electrical parameters	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11	1*,2,3,7*, 8A,8B,9,10, 11
7	Group A test requirements	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11	1,2,3,4**,7, 8A,8B,9,10, 11
8	Group C end-point electrical parameters	2,3,7, 8A,8B	1,2,3,7, 8A,8B	1,2,3,7, 8A,8B,9,10, 11 ∆
9	Group D end-point electrical parameters	2,3, 8A,8B	2,3, 8A,8B	2,3, 8A,8B
10	Group E end-point electrical parameters	1,7,9	1,7,9	1,7,9

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Blank spaces indicate tests are not applicable.
Any or all subgroups may be combined when using high-speed testers.
Subgroups 7 and 8 functional tests shall verify the truth table.
* indicates PDA applies to subgroups 1 and 7.
** see 4.4.1e.

6/ ∆ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1). For device classes Q and V performance of delta limits shall be as specified in the manufacturer's QM plan.

- 7/ See 4.4.1d.
- $\overline{8}$ / Either static or dynamic burn-in may be performed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		F	16

TABLE IIB. Delta limits at +25°C.

Test 1/	All device types
IIH	<u>+</u> 1.0 μA of specified
<u></u>	value in table I
11	+1.0 μA of specified
	value in table I
IOZ	+1.0 μA of specified
	value in table I

 The above parameters shall be recorded before and after the required burn-in and life tests to determine the delta.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table IIA herein.

4.5 <u>Delta measurements for device class V</u>. Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after life test perform final electrical parameter tests, subgroups 1, 7, 9.

4.6 <u>Erasing procedures</u>. The recommended erasure procedure is exposure to short-wave ultraviolet light which has a wavelength of 2,537 Angstroms (Ä). The integrated dose (i.e., ultraviolet intensity times exposure time) for erasure should be minimum of 15 Ws/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 uW/cm² power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7,258 ws/cm² (1 week at 12,000 uW/cm²). Exposure of the device to high intensity ultraviolet light for long periods may cause permanent damage.

4.7 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

			_
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91545
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL F	SHEET 17

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing are intended for use for government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-STD-1331, and as follows.

C ₁ C ₀ GND	. Input and bidirectional output, terminal-to-GND capacitance Ground zero voltage potential.
I _{CC}	. Supply current.
I _{LO}	
T _c	
Τ _A	. Ambient temperature.
V _{CC}	. Positive supply voltage.
0/Ň	
O/I	

6.5.1 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
XXXXXXX	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-91545
		REVISION LEVEL F	SHEET 18

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-91545
		REVISION LEVEL F	SHEET 19

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-08-03

Approved sources of supply for SMD 5962-91545 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE Number	Vendor similar PIN <u>3</u> /
5962-9154501MQA	<u>2</u> /	ATV2500H-35DM/883
5962-9154501MXA	<u>2</u> /	ATV2500H-35LM/883
5962-9154501MYA	<u>2</u> /	ATV2500H-35KM/883
5962-9154502MQA	<u>2</u> /	ATV2500H-25DM/883
5962-9154502MXA	<u>2</u> /	ATV2500H-25LM/883
5962-9154502MYA	<u>2</u> /	ATV2500H-25KM/883
5962-9154503MQA	<u>2</u> /	ATV2500L-30DM/883
5962-9154503MXA	<u>2</u> /	ATV2500L-30LM/883
5962-9154503MYA	<u>2</u> /	ATV2500L-30KM/883
5962-9154504MXA	<u>2</u> /	ATV2500B-15LM/883
5962-9154504MYA	<u>2</u> /	ATV2500B-15KM/883
5962-9154505MXA	<u>2</u> /	ATV2500BL-20LM/883
5962-9154505MYA	<u>2</u> /	ATV2500BL-20KM/883

See footnotes at end of table.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN - continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>3</u> /
5962-9154506MQA	0C7V7 <u>2</u> /	QPV2500BQ-25DM/883 ATV2500BQ-25DM/883
5962-9154506MXA	0C7V7 <u>2</u> /	QPV2500BQ-25LM/883 ATV2500BQ-25LM/883
5962-9154506MYA	0C7V7 <u>2</u> /	QPV2500BQ-25KM/883 ATV2500BQ-25KM/883
5962-9154507MQA	<u>2</u> /	ATV2500BQL-30DM/883
5962-9154507MXA	<u>2</u> /	ATV2500BQL-30LM/883
5962-9154507MYA	<u>2</u> /	ATV2500BQL-30KM/883

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Not available from an approved source.
- <u>3</u>/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Ct. Santa Clara, CA 95051-0812

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for FPGA - Field Programmable Gate Array category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

5AGXBA5D4F27I5N 5AGXMA3D4F27I3N 5CEFA7F27C6N 5CGTFD7D5F27I7N EP1C4F400C7N EP1S25F672I7 EP1SGX25DF672I6N EP2C50F672C8N EP2S30F672C5 EP2S60F672C5N EP4CGX110DF27C8N EP4CGX150DF27I7N EP4CGX50DF27I7N EP4CGX75DF27I7N LAMX0640C-3FTN256E LFE2-12E-6QN208I LFE2-20E-6FN484I LFE2-68E-6FN256I LFEC1E-3QN208C LFXP6C-3QN208CACD PLUS16L87N PLUS16R67N PLUS20L87N PLUS20R87N LCMX02280C-4FTN324I LFXP15-C-4F388C LFXP2-8E-6FT256I 5AGTMC3D3F27I3N 5AGXBA5D6F27C6N 5AGXMA5D6F27C6N 5CGXBC4C6F27C7N EP2C70F672C8N EP2S15F672C3N EP4CGX110DF27I7N QP82S100/BXA LCMX0640C-3FT256CAHW LFE2-6E-5TN144I LFSC3GA40E-7FFA1020C LFXP2-8E-6M132IAEJ LFE2M50SE-6F484I9A LFE3-70EA-8F672C LFSC3GA25E-7FFA1020C LFSC3GA40E-5FFA1020C LFSC3GA40E-6FFA1020I LFSCM3GA40EP1-5FFA1020C LFSCM3GA40EP1-6FFA1020C LFXP10C-5F388CA1370 LFXP2-5E-5M132I LFXP2-8E-6M132CAEJ 5962-9154507MXA