
								F	REVISI	ONS										
LTR		DESCRIPTION							DA	ATE (Y	R-MO-	DA)		APPF	ROVED	)				
A	Make correction to figures 2 and 4. Update boilerplate – jak.										Monica L. Poelking									
В	Update - LTG	e the b	oilerpl	ate par	agrapł	ns to th	e curre	nt MIL-	PRF-3	8535 re	quirem	nents.		09-0	)3-24		Thomas M. Hess			
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS				REV	,	L	В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A STAN MICRO DRA		UIT			CKED	arcia B BY	. Kelleh J. Ricci		·	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil										
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPAPTMENT OF DEFENSE			APPRC				8-BIT D FLIP			MICROCIRCUIT, DIGITAL, ADVANCED CMOS B-BIT D FLIP-FLOP, POSITIVE EDGE-TRIGGE WITH THREE-STATE OUTPUTS, TTL COMPATIBLE INPUTS, MONOLITHIC SILICOM				GGEI	RED					
AMSC N/A				REVI	SION	LEVEL	3				ZE A		GE CC 67268			ļ	5962 <sup>.</sup>	<b>·916</b> 1	1	
DSCC FORM 22												SHEET	-	1	OF	14				

## 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT825	8-bit D flip-flop, positive edge-triggered with three-state outputs, TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
К	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/2/

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

4/ Unless otherwise specified, the values listed above shall apply over the full V<sub>CC</sub> and T<sub>C</sub> recommended operating range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	3

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

## DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

## ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.jedec.org or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	4

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	5

$ \begin{array}{ c c c c c c } & -4.5 \lor \leq V_{C_{2}} \leq 5.5 \lor \\ & & & & & & & & & & & & & & & & & &$	Test	Symbol	Test conditions -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C		Device type	V <sub>CC</sub>	Group A subgroups	Lii	nits	Unit
index control       unless otherwise specified       index					type		subgroups			
voltage       1/       I <sub>cut</sub> = -50 µA       5.5 V       5.4 $V_{1N} = V_{4n}$ minimum or $V_{1L}$ maximum       All       4.5 V       3.7          ow level output $V_{1N} = V_{4n}$ minimum or $V_{1L}$ maximum       All       4.5 V        3.85         ow level output $V_{0L}$ $V_{N} = V_{4n}$ minimum or $V_{1L}$ maximum       All       4.5 V       1.2.3       0.1       V $V_{012} = 24$ mA $V_{01} = 50$ mA       All       4.5 V       1.2.3       0.1       V $V_{012} = 24$ mA $V_{01} = 50$ mA       All       4.5 V       1.2.3       0.1       V $V_{012} = 24$ mA $V_{01} = 50$ mA       All       4.5 V       1.2.3       0.6       V         voltage $V_{11}$ $V_{01} = 0.0$ V       All       4.5 V       1.2.3       0.8       V         voltage $V_{11}$ $V_{01} = 0.0$ V       All       5.5 V       1.2.3       -1.0 $\mu L$ voltage $V_{11}$ $V_{11} = 0.0$ V       All       5.5 V       1.2.3       -1.0 $\mu L$ urrent of lingh $V_{11} = 0.0$ V       All       5.5 V       1.2.3       1.0       1.0<								Min	Max	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	High level output voltage	-		kimum	All		1, 2, 3			V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		_1/		imum	All	4.5 V		3.7		
Image: constraint of the set output voltage     Image: constraint of the set output voltage     Vector of the voltage			I <sub>OH</sub> = -24 mA			5.5 V		4.7		
ow level output Voltage       Voltage       <				kimum	All	5.5 V		3.85		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	_ow level output	V <sub>OL</sub>	$V_{IN} = V_{IH}$ minimum or $V_{IL}$ max	kimum	All		1, 2, 3		-	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Voltage	1/	I <sub>OL</sub> = 50 μA			5.5 V			0.1	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		<u> </u>	$V_{-}$ $V_{-}$ minimum or $V_{-}$ mov	imum	A II	4 5 \/	-		0.5	
VIN $V_{IN}$ $V_{IL}$ minimum or $V_{IL}$ maximumAll5.5 V1.65ligh level input voltage $2J_1^{-1}$ All4.5 V and 5.5 V1, 2, 32.0Vow level input voltage $2J_1^{-1}$ All4.5 V and 5.5 V1, 2, 32.0Vow level input voltage $2J_1^{-1}$ $V_{IL}$ All4.5 V and 5.5 V1, 2, 30.8Vow level input voltage $V_{IL}$ $2J_1^{-1}$ $V_{IL}$ All4.5 V and 5.5 V1, 2, 30.8Vow level input voltage $V_{IL}$ $2J_1^{-1}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $2J_1^{-1}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $V_{IL}$ $I_{IL}$ $I_{I$					All		-			
ligh level input voltage $V_{\rm H}$ 2'low = 50 mAAll4.5 V and 5.5 V1.2,3 and 5.5 V2.0V V V V and and 5.5 Vow level input voltage $V_{\rm H}$ 2' $Z'$ All4.5 V 4.5 V1.2,3 and 5.5 V0.8V V Allow level input voltage $V_{\rm H}$ 2' $V_{\rm N} = 0.0 V$ Imput leakage currentAll5.5 V 1.2,31.0 $V_{\rm H}$ ow level input voltage $V_{\rm N} = 0.0 V$ Imput leakage current delta, TTL input levels $V_{\rm N} = 0.0 V$ Sign = $V_{\rm CC} - 2.1 V$ For input under test, $V_{\rm N} = V_{\rm CC} or GND$ All5.5 V Imput leakage Sign = $V_{\rm H}$ 1.0Quiescent supply current $I_{\rm CCH}$ $V_{\rm N} = V_{\rm CC}$ or GND $V_{\rm UN} = V_{\rm CC}$ or GNDAll5.5 V Imput leakage Sign = $V_{\rm H}$ minimum or $V_{\rm IL}$ maximum All other inputs = $V_{\rm CC}$ or GND $V_{\rm OUT} = 5.5 V$ All5.5 V Imput leakage current, all other inputs = $V_{\rm CC}$ or GNDAll5.5 V1.2,3+10.0 $\mu \mu$ Diff-state output leakage current, highIo_{\rm CL} $\overline{OEn} = V_{\rm H}$ minimum or $V_{\rm IL}$ maximum All other inputs = $V_{\rm CC}$ or GNDAll5.5 V1.2,3-10.0 $\mu \mu$ Diff-state output leakage current, highIo_{\rm CL} $\overline{OEn} = V_{\rm H}$ minimum or $V_{\rm IL}$ maximum All other inputs = $V_{\rm CC}$ or GNDAll5.5 V1.2,3-10.0 $\mu \mu$ Dutput capacitance $C_{\rm IN}$ See 4.1c $T_{\rm C} = +25^{\circ}{\rm C}$ AllGND44.5 $\rho F$ </td <td></td> <td></td> <td></td> <td>rimum</td> <td>ΔII</td> <td></td> <td>-</td> <td></td> <td>1.65</td> <td></td>				rimum	ΔII		-		1.65	
tigh level input voltage $V_{H}$ $2'$ $Z_{I}$ All       4.5 V and 5.5 V       1, 2, 3 and 5.5 V       2.0 V       V         ow level input voltage $V_{L}$ $2'$ $Z_{I}$ All       4.5 V       1, 2, 3 and 5.5 V       2.0 V       V         nput leakage current $I_{L}$ $V_{N} = 0.0 V$ All       5.5 V       1, 2, 3 and 5.5 V       1, 2, 3       0.8 V         Quiescent supply current $V_{N} = 5.5 V$ All       5.5 V       1, 2, 3       -1.0 P       P         Quiescent supply current $Al_{C}$ For input under test, $V_{N} = V_{CC} \circ 2.1 V$ All       5.5 V       1, 2, 3       1.6 P       P         Quiescent supply current $I_{CCH}$ $V_{N} = V_{CC} \circ G GND$ All       5.5 V       1, 2, 3       160 P       P         Quiescent supply current $I_{CCH}$ $V_{N} = V_{CC} \circ G GND$ All       5.5 V       1, 2, 3       160       P         Quiescent supply current $I_{CCH}$ $V_{N} = V_{CC} \circ G GND$ All       5.5 V       1, 2, 3       160       P         Quiescent supply current $I_{CCH}$ $V_{N} = V_{CC} \circ G ND$ All       5.5 V       1, 2, 3       160       P         Df-stat					7.11	0.0 V				
Image: constraint of the second se	High level input	V <sub>IH</sub>			All		1, 2, 3	2.0		V
ow level input voltage $V_{L}$ $V_{L}$ $2'$ All $4.11$ $4.5 \vee$ $1, 2, 3$ and $5.5 \vee$ $0.8$ $V$ nput leakage current $I_{L}$ $V_{IN} = 0.0 \vee$ All $5.5 \vee$ $1, 2, 3$ $-1.0$ $\mu$ Quiescent supply current delta, TTL input levels $J_{IR} = 5.5 \vee$ All $5.5 \vee$ $1, 2, 3$ $-1.0$ $\mu$ Quiescent supply current $AI_{CC}$ For input under test, $V_{IN} = V_{CC} \circ 2.1 \vee$ All $5.5 \vee$ $1, 2, 3$ $1.6$ $m/$ Quiescent supply current $I_{CCL}$ $V_{IN} = V_{CC} \circ GND$ All $5.5 \vee$ $1, 2, 3$ $1.6$ $m/$ Quiescent supply current $I_{CCL}$ $V_{IN} = V_{CC} \circ GND$ All $5.5 \vee$ $1, 2, 3$ $1.60$ $\mu$ Diff-state output leakage current, high $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum       All $5.5 \vee$ $1, 2, 3$ $+10.0$ $\mu$ Diff-state output leakage current, low $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum       All $5.5 \vee$ $1, 2, 3$ $-10.0$ $\mu$ Diff-state output leakage current, low	voltage	<u>2</u> /								
voltage $2'$ and	_ow level input	VIL			All		1, 2, 3		0.8	V
currentInt SolvInt SolvInt SolvInt SolvInt SolvImage: Start and St	voltage									
IIIHVIN = 5.5 VAII5.5 V1.0Quiescent supply current delta, TTL input levels $AI_{CC}$ 3'For input under test, $V_{IN} = V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $1.6$ m/Quiescent supply current $I_{CCH}$ $V_{IN} = V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $160$ $\mu$ AQuiescent supply current $I_{CCH}$ $V_{IN} = V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $160$ $\mu$ AIccz $I_{OCH}$ $V_{IN} = V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $160$ $\mu$ AIccz $I_{OCH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AII other inputs = $V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $+10.0$ $\mu$ AIeakage current, low $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AI other inputs = $V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $-10.0$ $\mu$ AIeakage current, low $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AI other inputs = $V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $-10.0$ $\mu$ AIeakage current, low $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AI other inputs = $V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $-10.0$ $\mu$ AIeakage current, low $I_{OZH}$ $\overline{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AI other inputs = $V_{CC} \circ r GND$ AII $5.5 V$ $1, 2, 3$ $-10.0$ $\mu$ AIout capacitance $C_{IN}$ See 4.4.1c $T_C = +25^{\circ}C$ AII $GND$		I <sub>IL</sub>	$V_{IN} = 0.0 V$		All	5.5 V	1, 2, 3		-1.0	μA
$\begin{array}{c c} \text{current delta,} \\ \text{TTL input levels} \\ \begin{array}{c} 3' \\ 3' \\ \text{TR all other inputs,} \\ \text{V}_{\text{IN}} = V_{\text{CC}} \circ \text{GND} \\ \hline \text{V}_{\text{IN}} = V_{\text{CC}} \circ \text{GND} \\ \hline \text{I}_{\text{CCL}} \\ \hline \text{I}_{$	current	IIH	V <sub>IN</sub> = 5.5 V		All	5.5 V			1.0	
Quiescent supply currentI I I CCLVIN = V_{CC} or GND Iour = 0.0 AAII5.5 V1, 2, 3160µADiff-state output leakage current, highIozH $\overrightarrow{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum AII other inputs = $V_{CC}$ or GND $V_{OUT} = 5.5 V$ AII $5.5 V$ 1, 2, 3160 160µADiff-state output leakage current, high $\overrightarrow{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum 			$V_{IN} = V_{CC} - 2.1 V$ For all other inputs,		All	5.5 V	1, 2, 3		1.6	mA
Iccl <t< td=""><td><u> </u></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	<u> </u>									
$\begin{array}{c c c c c c c c c c c c c c c c c c c $					All		1, 2, 3		+	μA
Diff-state output leakage current, high $I_{OZH}$ $\overrightarrow{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum All other inputs = $V_{CC}$ or GND 		I <sub>CCL</sub>	I <sub>OUT</sub> = 0.0 A			5.5 V			160	
leakage current, highAll other inputs = $V_{CC}$ or GND $V_{OUT} = 5.5 V$ All other inputs = $V_{CC}$ or GND $V_{IL}$ maximum All other inputs = $V_{CC}$ or GND $V_{OUT} = 0.0 V$ All5.5 V1, 2, 3-10.0 $\mu A$ Dff-state output leakage current, lowIozL $\overrightarrow{OEn} = V_{IH}$ minimum or $V_{IL}$ maximum All other inputs = $V_{CC}$ or GND $V_{OUT} = 0.0 V$ All5.5 V1, 2, 3-10.0 $\mu A$ nput capacitance $C_{IN}$ See 4.4.1c $T_C = +25^{\circ}C$ AllGND44.5pFDutput capacitance $C_{OUT}$ See 4.4.1c $T_C = +25^{\circ}C$ AllGND44.5pFPower dissipation capacitance $C_{PD}$ $\frac{4}/$ See 4.4.1c $T_C = +25^{\circ}C$ All5.0 V44.4pFSee footnotes at end of table.SIZE <b>A</b> SIZE <b>A</b> 5962-91611		I <sub>CCZ</sub>				5.5 V			160	
leakage current, lowAll other inputs = V_{CC} or GND V_{OUT = 0.0 VAllGNDIInput capacitance $C_{IN}$ See 4.4.1c $T_C = +25^{\circ}C$ AllGND44.5pFDutput capacitance $C_{OUT}$ See 4.4.1c $T_C = +25^{\circ}C$ AllGND44.5pFDeter dissipation capacitance $C_{PD}$ $\frac{4}/$ See 4.4.1c $T_C = +25^{\circ}C$ All5.0 V44.4pFSee footnotes at end of table.Standard AlleState AlleState AlleState See 5962-91611		I <sub>OZH</sub>	All other inputs = V <sub>CC</sub> or GND		All	5.5 V	1, 2, 3		+10.0	μA
TotalT_c = +25°CAllGND44.5pFDutput capacitance $C_{OUT}$ See 4.4.1c T_c = +25°CAllGND44.5pFPower dissipation capacitance $C_{PD}$ $\underline{4}/$ See 4.4.1c T_c = +25°CAll5.0 V44.4pFSee footnotes at end of table.SIZE ASIZE ASiZE A5962-91611	-	I <sub>OZL</sub>	All other inputs = $V_{CC}$ or GND		All	5.5 V	1, 2, 3		-10.0	μA
T_C = +25°C     All     Solution     C_PD       Power dissipation capacitance     C_PD     See 4.4.1c T_C = +25°C     All     Solution       See footnotes at end of table.     Size A     Size A     Size Size     Size A     Size	Input capacitance	C <sub>IN</sub>			All	GND	4		4.5	pF
capacitance     4/     T <sub>c</sub> = +25°C       See footnotes at end of table.       STANDARD MICROCIRCUIT DRAWING       SIZE A	Output capacitance	C <sub>OUT</sub>	See 4.4.1c		All	GND	4		4.5	pF
STANDARDSIZEMICROCIRCUIT DRAWINGASIZE5962-91611	Power dissipation capacitance				All	5.0 V	4		4.4	pF
MICROCIRCUIT DRAWING A 5962-91611	See footnotes at enc	l of table.								
	MICRO								5962-9 <sup>2</sup>	1611
						REV/ISIO		QL	IFFT	

Test	Symbol	Test conditions-55°C $\leq$ T <sub>C</sub> $\leq$ +125°C+4.5 V $\leq$ V <sub>CC</sub> $\leq$ +5.5 V	Device type	V <sub>cc</sub>	Group A subgroups	Lir	mits	Unit
		unless otherwise specified			·   ·	Min	Max	1
Functional tests		See 4.4.1b	All	4.5 V and 5.5 V	7, 8	L	н	
Propagation delay time, CP to On	t <sub>PHL1</sub>	$C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	All	4.5 V	9	1.0	9.5	ns
	<u>5</u> /	See figure 4			10, 11	1.0	11.5	1
	t <sub>PLH1</sub>		All	4.5 V	9	1.0	9.5	
	<u>5</u> /				10, 11	1.0	11.5	]
Propagation delay time, CLR to On		4.5 V	9	1.0	14.5	ns		
,	<u>5</u> /	See figure 4			10, 11	1.0	18.0	
Propagation delay enable time,	t <sub>PZH</sub>	$C_L = 50 \text{ pF}$ $R_L = 500\Omega$	All	4.5 V	9	1.0	9.5	ns
OE1, OE2, and OE3 to On	<u>5</u> /	See figure 4			10, 11	1.0	11.5	
	t <sub>PZL</sub>		All	4.5 V	9	1.0	10.5	
	<u>5</u> /				10, 11	1.0	12.5	]
Propagation delay disable time,	t <sub>PHZ</sub>	$C_{L} = 50 \text{ pF}$ $R_{L} = 500\Omega$	All	4.5 V	9	1.0	11.5	ns
$\overline{OE}$ 1, $\overline{OE}$ 2, and $\overline{OE}$ 3 to On	<u>5</u> /	See figure 4			10, 11	1.0	13.5	
	t <sub>PLZ</sub>		All	4.5 V	9	1.0	10.5	
	<u>5</u> /				10, 11	1.0	13.0	1

- 1/ V<sub>OH</sub> and V<sub>OL</sub> tests will be tested at V<sub>CC</sub> = 4.5 V. V<sub>OH</sub> and V<sub>OL</sub> are guaranteed, if not tested for V<sub>CC</sub> = 5.5 V. Limits shown apply to operation at V<sub>CC</sub> = 4.5 V. Transmission driving tests are performed at V<sub>CC</sub> = 5.5 V with a 2 ms duration maximum.
- 2/ V<sub>IH</sub> and V<sub>IL</sub> tests are not required if applied as a forcing function for the V<sub>OH</sub> and V<sub>OL</sub> tests.
- 3/ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>. This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V<sub>IN</sub> = V<sub>CC</sub> 2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.0 mA or 1.6 mA, as applicable; and the preferred method and limits are guaranteed.
- $\underline{4}' \quad \text{Power dissipation capacitance } (C_{PD}) \text{ determines the no load power consumption, } P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) \text{ f} \\ + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC}). \text{ The dynamic current consumption, } I_S = (C_{PD} + C_L) V_{CC} \text{ f} + I_{CC} \\ + (n \times d \times \Delta I_{CC}). \text{ For both } P_D \text{ and } I_S: \text{ n is the number of device inputs at TTL levels; f is the frequency of the input signal; and d is the duty cycle of the input signal. }$
- 5/ AC limits at V<sub>CC</sub> = 5.5 V are equal to limits at V<sub>CC</sub> = 4.5 V and guaranteed by testing at V<sub>CC</sub> = 4.5 V. Minimum ac limits are guaranteed for V<sub>CC</sub> = 5.5 V by guardbanding the V<sub>CC</sub> = 4.5 V minimum limits to 1.5 ns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	7

[		
Device type		01
Case outlines	K and L	3
Terminal number	Termin	al symbol
1	OE1	NC
2	OE2	OE1
3	D0	OE2
4	D1	D0
5	D2	D1
6	D3	D2
7	D4	D3
8	D5	NC
9	D6	D4
10	D7	D5
11	CLR	D6
12	GND	D7
13	CP	CLR
14	EN	GND
15	07	NC
16	O6	CP
17	O5	EN
18	O4	07
19	O3	O6
20	O2	O5
21	O1	O4
22	00	NC
23	OE3	O3
24	V <sub>cc</sub>	O2
25		01
26		00
27		OE3
28		V <sub>CC</sub>

Terminal descriptions		
Terminal symbol	Description	
Dn (n = 0 to 7)	Data inputs	
On (n = 0 to 7)	Data outputs	
СР	Clock pulse input	
$\overline{OE}1, \overline{OE}2, \overline{OE}3$	Output enable inputs (active low)	
EN Clock enable input (active low)		
CLR	Clear input (active low)	

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-91611
		REVISION LEVEL B	SHEET 8

Inputs			Outputs		Output function			
<u>OE</u> n <u>1</u> /	CLR	EN	СР	Dn	Internal Qn	External On	Internal	External
Н	Х	L	$\uparrow$	L	L	Z	Load	High-Z
Н	Х	L	$\uparrow$	н	Н	Z	Load	High-Z
Н	L	Х	Х	Х	L	Z	Clear	Clear
L	L	Х	Х	Х	L	L	Clear	Clear
Н	Н	Н	Х	Х	NC	Z	Hold	Hold
L	Н	Н	Х	Х	NC	NC	Hold	Hold
Н	Н	L	$\uparrow$	L	L	Z	Load	Load
Н	Н	L	$\uparrow$	н	н	Z	Load	Load
L	Н	L	$\uparrow$	L	L	L	Load	Load
L	Н	L	$\uparrow$	Н	Н	Н	Load	Load

H = High voltage level

L = Low voltage level


X = Immaterial

 $\uparrow$  = Low-to-high clock transition


Z = High impedance

NC = No change \_\_\_\_\_\_ 1/ Outputs On are enabled when  $\overline{OE1}$ ,  $\overline{OE2}$ , and  $\overline{OE3}$  = L


FIGURE 2. Truth table.



DSCC FORM 2234 APR 97



DSCC FORM 2234 APR 97



## 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

#### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

#### 4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>PD</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C<sub>IN</sub> and C<sub>PD</sub>, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	12

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^{\circ}C$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-91611
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	13

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

# 6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-91611
		REVISION LEVEL B	SHEET 14

## STANDARD MICROCIRCUIT DRAWING BULLETIN

## DATE: 09-03-24

Approved sources of supply for SMD 5962-91611 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9161101MKA	0C7V7	54ACT825FMQB
5962-9161101MLA	0C7V7	54ACT825SDMQB
5962-9161101M3A	0C7V7	54ACT825LMQB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG