
LTR								F	REVISI	ONS										
						DESCR	IPTION	١					DATE (YR-MO-DA)			DA)	APPROVED)
A	curre	nt. Ch	ange c	2. Add quiescer sitance.	nt supp	ly curre	ent, delt	ta. Cha	ange in	put and	ł		95-04-05			Monica L. Poelking				
В	Char Edito	nge l _{IH} , orial cha	l _{IL} , ∆l _C anges f	_{CC} , V _{OLF} through	s, V _{OLV} iout	, V _{OHP} , jak.	and V _o	_{DHV} for	device	type 02	2.			97-0)9-22		Thor	mas M.	Hess	
С	Char	nges IA	W NO	R 5962-	-058-98	3 — jak.								98-0)3-27		Mon	ica L. F	oelking	g
D	Corre	ect V _{OH}	₃ and I	_⊫ in Tab	ole I. E	ditorial	change	es thro	ughout	– jak.				99-1	1-24		Mon	ica L. F	oelking	g
E	Upda - LT		erplate	paragr	aphs to	o the cu	rrent N	IIL-PRF	-3853	5 requir	ement	s.		09-0)3-24		Thor	mas M.	Hess	
REV																				
SHEET	F	F	F	F																
	E 15	E 16	E 17	E 18																
SHEET REV	15							E	E	E	E	E	E	E	E	E	E	E	E	E
SHEET REV SHEET	15			18			E 1	E 2	E 3	E 4	E 5	E 6	E 7	E 8	E 9	E 10	E 11	E 12	E 13	E 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICR(15 NDAF	16 RD CUIT		18 REV SHE PRE	ET PAREI J CKED	loseph /	1 A. Kerb	2 VY			5	6 EFEN	7 SE SI	8 UPPL	9 .Y CE , OHI0	10	11 R COL 218-3	12 -UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR THIS DRAWI FOR L	NDAF OCIRC AWIN NG IS A JSE BY . RTMEN NCIES (16 RD CUIT G VAILAI ALL ITS DF THE	BLE	18 REV SHE PRE CHE	EET PAREI J CKED T ROVEI	BY BY hanh V. D BY onica L.	A. Kerb	2 by en		4 MIC CM ST/	5 DI CROC OS, (ATE (6 EFEN	7 SE SI DLUM http JIT, [AL TF PUTS	BUPPL BUS, DIGIT RANS	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	10 NTER 0 432 cc.dl	COL 218-39 a.mil	12 -UMB 990 	13 US POLA	14 AR
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR. THIS DRAWI FOR L DEPA AND AGE DEPARTME	NDAF OCIRC AWIN NG IS A JSE BY . RTMEN NCIES (16 RD CUIT G VAILAI ALL ITS DF THE DEFEN	BLE	18 REV SHE PRE CHE APPI	ET PAREI J CKED T ROVEI M	BY BY hanh V. D BY onica L.	A. Kerb Nguye Poelki	2 by en		4 MIC CM STA MO	5 DI CROC OS, (ATE (EFEN CC CIRCI OCT OUTF ITHIC	7 SE SI DLUM http JIT, [AL TF PUTS	BUPPL BUS, DIGIT RANS G, TTL ICON	9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	10 NTER D 432 CC.dl	11 218-32 a.mil	12 -UMB 990 	13 US POLA EE- UTS,	14 AR

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type Generic number		r <u>Circuit function</u>
01 02	54ABT245 54ABT245A	Octal Bus transceiver with 3-state outputs TTL compatible inputs Octal Bus transceiver with 3-state outputs TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Μ	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/

Supply voltage range (V _{CC})	
DC input voltage range except I/O ports (VIN)	-0.5 V dc to +7.0 V dc <u>4</u> /
DC output voltage range (V _{OUT})	-0.5 V dc to +5.5 V dc 4/
DC input clamp current (I _{IK})	-18 mA
DC output clamp current (I _{OK})	-50 mA
DC output current (I _{OL}) (per output)	
Storage temperature range (T _{STG})	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C
Maximum power dissipation (P _D)	

1.4 Recommended operating conditions. 2/ 3/

Supply voltage range (V _{CC}) (Operating)	
Input voltage range (V _{IN})	+0.0 V dc to V _{cc}
Output voltage range (V _{OUT})	+0.0 V dc to V _{cc}
Maximum low level input voltage (VIL)	0.8 V
Maximum high level input voltage (V _{IH})	
Case operating temperature range (T _c)	
Maximum input rise or fall rate $(\Delta t/\Delta V)$	5 ns/V
Maximum high level output current (I _{OH})	
Maximum low level output current (I _{OL})	48 mA

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.
- 4/ The input and output negative voltage ratings may be exceeded provided that the input and output clamp current ratings are observed.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

<u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Ground bounce test circuit and waveforms</u>. The ground bounce test circuit and waveforms shall be as specified on figure 4.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.7 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	4

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 126 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 5
D000 FODM 2024			

Test and MIL-STD-883 test method <u>1</u> /	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			Device type	V _{cc}	Group A subgroups	Lim	its <u>3</u> /	Uni
		unless otherwise	specified				Min	Max	
High level output voltage 3006	V _{OH1}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ $I_{OH} = -3 \text{ mA}$	g	All	4.5 V	1, 2, 3	2.5	IVIAX	V
	V _{OH2}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ $I_{OH} = -3 \text{ mA}$	g	All	5.0 V	1, 2, 3	3.0		
	V _{OH3}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ $I_{OH} = -24 \text{ mA}$	g	All	4.5 V	1, 2, 3	2.0		
Low level output voltage 3007	V _{OL}	For all inputs affecting output under test $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ $I_{OL} = 48 \text{ mA}$	g	All	4.5 V	1, 2, 3		0.55	V
Three-state output leakage current high 3021	I _{оzн} <u>4</u> / <u>5</u> /	For control inputs affective output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ $V_{OUT} = 2.7 V$	All	5.5 V	1, 2, 3		10.0	μA	
Three-state output leakage current high 3021	I _{OZL} <u>4/ 5</u> /	For control inputs affe output under test $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.0 V$ $V_{IL} = 0.8 V$ $V_{OUT} = 2.7 V$	ecting	All	5.5 V	1, 2, 3		-10.0	μA
Negative input clamp voltage 3022	V _{IC-}	For input under test I	_N = -18 mA	All	4.5 V	1, 2, 3		-1.2	V
Off-state leakage current	I _{OFF}	For output under test V_{IN} or $V_{OUT} = 4.5$ V All other pins at 0.0 V		All	0.0 V	1		±100.0	μA
High-state leakage current	I _{CEX}	For output under test $V_{OUT} = 5.5 V$ Outputs at high logic		All	5.5 V	1, 2, 3		50.0	μA
Input current high 3010	I _{IH} <u>6</u> /	For input under test V _{IN} = V _{CC}	Control input A or B ports	01 02 All	5.5 V	1, 2, 3		+2.0 +1.0 +100.0	μA
Input current low 3010	Ι _{ΙL} <u>6</u> /	For input under test V _{IN} = GND	Control input A or B ports	01 02 All	5.5 V	1, 2, 3		-2.0 -1.0 -100.0	μA
Output current 3011	I _{ОUT} <u>7</u> /	V _{OUT} = 2.5 V		All	5.5 V	1, 2, 3	-50.0	-180.0	mA

TABLE I. Electrical performance characteristics.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

REVISION LEVEL

Е

5962-92148

6

SHEET

TABLE I. Electrical performance characteristics - Continued. Test and mult_STD-883 lest method 1/ Symbol 4.5 V < Vice - 5.5 V ureless otherwise specified Device type Vice Vice Group A subgroups Limits 3/ Unit Max Quisseent supply conserved tokin, 3005 Alco 8/ For input under test, Vin = Vice of GND Vin = Vice of GND Data inputs, Outputs 01 5.5 V 1, 2, 3 2.5 mA Quisseent supply conserved tokin, 3005 8/ For input under test, Vin = Vice of GND Vin = Vice of GND Data inputs, outputs 01 5.5 V 1, 2, 3 2.5 mA Quisseent supply current, output inputs Icent Vin = Vice of GND Icent = 0.0 A All 5.5 V 1, 2, 3 250.0 µA Quisseent supply current, output incert, output interestate Icent = 0.0 A All 5.5 V 1, 2, 3 200.0 µA Quisseent supply current, output interestate Icent = 0.0 A All 5.5 V 1, 2, 3 200.0 µA Quisseent supply current, output interestate Vin = 0.0 A All 5.5 V 1, 2, 3 200.0 µA Quisseent supply current, output introes						0	1			
MILSTD-883 test method 1/			IABLE I. Electrical pe	erformance cha	acteristics	- Continu	ed.			
Quiescent supply current dela 3005 Alcc By For all other inputs Value Data inputs, enabled 01 5.5 V 1, 2, 3 2.5 mA Quiescent supply current, outputs Migh By For all other inputs Value Data inputs, outputs 01 5.5 V 1, 2, 3 2.5 mA Quiescent supply current, output Migh Icori A or B ports Value Vcc or GND Value = 0.0 A A or B ports All 5.5 V 1, 2, 3 2.60. µA Quiescent supply current, output Migh Icori Value Vcc or GND Value = 0.0 A A or B ports All 5.5 V 1, 2, 3 260.0 µA Quiescent supply current, output three-state Icori Value Vcc or GND Value = 20:0 A A or B ports All 5.5 V 1, 2, 3 260.0 µA Quiescent supply current, output three-state Icori Value Value Vcc or GND Value All 5.5 V 1, 2, 3 260.0 µA Quiescent supply current, output three-state Icori Value Value Vcc or GND Value All 5.5 V 1, 2, 3 260.0 µA Input capacitance, Noise See 4.4.1b Tc = +25°C O1 5.0 V 4 <td>MIL-STD-883 test</td> <td>Symbol</td> <td>$\begin{array}{c} -55^{\circ}C \leq T_{C} \leq \\ 4.5 \ V \leq V_{CC} \end{array}$</td> <td>+125°C ≤ 5.5 V</td> <td></td> <td>V_{cc}</td> <td></td> <td></td> <td></td> <td>Unit</td>	MIL-STD-883 test	Symbol	$\begin{array}{c} -55^{\circ}C \leq T_{C} \leq \\ 4.5 \ V \leq V_{CC} \end{array}$	+125°C ≤ 5.5 V		V _{cc}				Unit
current delia : TTL input levels 3005 B/ For all other inputs Veri = V_{CD} or GND Veri = V_{CD} or GND outputs Data inputs, outputs disabled All 5.5 V 1, 2, 3 2.5 mA Oulescent supply current, output inputs Veri = V_{CD} or GND Veri = 0.0 A A or B ports All 5.5 V 1, 2, 3 2.5 mA Oulescent supply current, output ison Veri = V_{CD} or GND Veri = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA Oulescent supply current, output ison Veri = Veri or GND Veri = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA Oulescent supply current, output ison Veri = Veri or GND Veri = Veri Veri or GND Veri = Veri or GND Veri = Veri or GND Veri = Veri or GND Veri = 0.0 Y All 5.5 V 1, 2, 3 200.0 µA Output capacitance, ortrot inputs Ceri 3012 See 4.4.1b Tic = +28°C Ot 5.0 V 4 10.5 PF Output capacitance, rote Veri 3012 See 4.4.1b Tic = +28°C Ot 5.0 V 4 110.0 mV </td <td>Quiescent supply</td> <td>٨١٥٥</td> <td>For input under</td> <td>Data inputs</td> <td>01</td> <td>55V</td> <td>123</td> <td>Min</td> <td></td> <td>mA</td>	Quiescent supply	٨١٥٥	For input under	Data inputs	01	55V	123	Min		mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					01	5.5 V	1, 2, 3		2.5	1117
Outputs Outputs <t< td=""><td></td><td><u>8</u>/</td><td></td><td>enabled</td><td></td><td></td><td></td><td></td><td></td><td></td></t<>		<u>8</u> /		enabled						
Imputs O2 1.5 Oulescent supply high 3005 Icon V _m = V _{CC} or GND Log = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA Outescent supply current, output low Icon V _m = V _{CC} or GND Log = 0.0 A A or B ports All 5.5 V 1, 2, 3 30.0 mA Outescent supply current, output low Icon V _m = V _{CC} or GND Log = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA Output capacitance, control inputs C _m See 4.4.1b T _C = +25°C Ol 5.0 V 4 10.5 pF 3012 Output capacitance, A and B ports C _m See 4.4.1b T _C = +25°C Ol 5.0 V 4 10.5 pF 3012 Output capacitance, A and B ports C _m See 4.4.1b T _C = +25°C Ol 5.0 V 4 110.0 mV Ign level ground bounce noise g/ J_L = -25°C Ol 500 4 1100 mV Old 5.0 V 4 11300 1300 1300 1300 1300				outputs disabled	All					μA
Outescent supply current, output high 3005 IccH Loch A or B ports VM = Voc or GND A or B ports All 5.5 V 1, 2, 3 250.0 µA Quiescent supply current, output how IccL VM = Vcc or GND how = 0.0 A A or B ports All 5.5 V 1, 2, 3 30.0 mA 3005 Quiescent supply current, output three-state IccL VM = Vcc or GND how = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA 3005 Quiescent supply current, output three-state IccL VM = Vcc or GND how = 0.0 A A or B ports All 5.5 V 1, 2, 3 250.0 µA 3005 Input capacitance, control inputs Cm See 4.1 b T_C = +25°C O1 5.0 V 4 10.5 pF 3012 T_C = +25°C O2 02 8.5 00 7.5 17.5 17.5 Low level ground bounce noise Q/ VM = 3.0 V T_R = +25°C See figure 4 01 5.0 V 4 1100 mV 02 01 5.0 V 4 14500 mV 02 1300					01	5.5 V	1, 2, 3		2.5	mA
current, output high 3005 Lour = 0.0 Å A or B ports All 5.5 V 1, 2, 3 30.0 mA Current, output low Loc V _N = V _{CC} or GND A or B ports All 5.5 V 1, 2, 3 30.0 mA Current, output low Locz V _N = V _{CC} or GND Low All 5.5 V 1, 2, 3 250.0 µA Guiescent supply current, output three-state Locz V _N = V _{CC} or GND Low All 5.5 V 1, 2, 3 250.0 µA Job Low low Locz V _N = V _{CC} or GND Low 01 5.0 V 4 10.5 pF Output capacitance, A and B ports C _{NO} See 4.4.1b T _C = +25°C 01 5.0 V 4 21.0 pF 3012 V _H = 3.0 V ground bounce V _H = 3.0 V V _H = 0.0 V 01 5.0 V 4 1100 mV ground bounce g/ V _A = -425°C 02 500 500 500 500 500 500 500 500 500 500 500 500 500 500 </td <td></td> <td></td> <td></td> <td></td> <td>02</td> <td>1</td> <td></td> <td></td> <td>1.5</td> <td></td>					02	1			1.5	
Quiescent supply current, output loor IccL Vm = Vcc or GND loor All 5.5 V 1, 2, 3 30.0 mA 3005 A or B ports All 5.5 V 1, 2, 3 30.0 mA 3005 Current, output three-state Iccz Vm = Vcc or GND loor = 0.0 A All 5.5 V 1, 2, 3 250.0 µA 3005 Input capacitance, control inputs Cm See 4.4.1b Tc = +25°C 01 5.0 V 4 10.5 pF Output capacitance, control inputs Cwo See 4.4.1b Tc = +25°C 01 5.0 V 4 21.0 pF 3012 Tc = +25°C 02 02 17.5 17.5 Low level ground bounce noise Vm = 3.0 V Vm = 2.0 V Vm = 3.0 V 01 5.0 V 4 1100 mV Nu = 2.5 C See figure 4 See 4.4.1d 01 5.0 V 4 1450 mV Nu = 0.0 V Vm = -25°C See 4.4.1d 01 5.0 V 4 -1450 mV 02 01 5.0 V	current, output high	I _{CCH}	I _{OUT} = 0.0 A		All	5.5 V	1, 2, 3		250.0	μΑ
current, output three-state Iour = 0.0 Å A or B ports Iour = 0.0 Å A or B ports Iour = 0.0 Å A or B ports Input capacitance, control inputs C _{IN} See 4.4.1b T _c = +25°C 01 5.0 V 4 10.5 PF Output capacitance, A and B ports C _{IIO} See 4.4.1b T _c = +25°C 01 5.0 V 4 21.0 PF Jour ground bounce noise V _{OLV} See 4.4.1b T _c = +25°C 01 5.0 V 4 10.0 mV Ignue bounce noise V _{LL} = 3.0 V V _L = 3.0 V T _A = +25°C 01 5.0 V 4 1100 mV Ignue bounce noise 9/ T _A = +25°C 02 500 500 High level V _{CC} bounce noise 9/ 01 5.0 V 4 1100 mV 01 5.0 V 4 1300 1300 1300 1300 High level V _{CC} bounce noise 9/ 02 1300 140 1400 140 See footnotes at end of table. SiZE A 5962-92148 5962-92148 5962-92148	Quiescent supply current, output low	I _{CCL}	$I_{OUT} = 0.0 \text{ A}$		All	5.5 V	1, 2, 3		30.0	mA
control inputs 3012 T _c = +25°C 02 8 8.5 Output capacitance, A and B ports 3012 C _{NO} See 4.4.1b T _c = +25°C 01 5.0 V 4 21.0 pF Low level ground bounce noise V _{OLP} V _H = 3.0 V V _L = 0.0 V T _A = +25°C 01 5.0 V 4 1100 mV High level ground bounce noise V _{OLV} V _H = 3.0 V V _L = 0.0 V T _A = +25°C 02 500 500 High level ground bounce noise V _{OLV} See 4.4.1d 01 5.0 V 4 1100 mV Ignue House noise V _{OLV} See 4.4.1d 01 5.0 V 4 -1450 mV Ignue House noise V _{OLV} See 4.4.1d 01 5.0 V 4 -1450 mV Ignue House noise 9/ 02 01 5.0 V 4 -1450 mV Ignue House noise 9/ 02 01 5.0 V 4 -490 mV Ignue House Nouse noise 9/ 02 01 5.0 V 4	Quiescent supply current, output three-state	I _{CCZ}	I _{OUT} = 0.0 A		All	5.5 V	1, 2, 3		250.0	μΑ
3012 02 8.5 Output capacitance, A and B ports 3012 C _{UO} A and B ports See 4.4.1b T _C = +25°C 01 5.0 V 4 21.0 pF Low level ground bounce noise V _{OLP} V _H = 3.0 V 01 5.0 V 4 1100 mV High level ground bounce noise V _{OLV} V _H = 3.0 V 01 5.0 V 4 1100 mV High level ground bounce noise V _{OLV} See 4.4.1d 01 5.0 V 4 -1450 mV High level V _{CC} V _{OHP} See 4.4.1d 01 5.0 V 4 -1450 mV High level V _{CC} V _{OHP} See 4.4.1d 01 5.0 V 4 -1450 mV UCC V _{OHP} 02 -1300 mV 02 -1300 mV UCC V _{OHP} 01 5.0 V 4 -440 -440 -440 -440 See footnotes at end of table. SiZE A 5962-92148 SHEET DEFENSE SUPPLY CENTER COLUMB		C _{IN}			01	5.0 V	4		10.5	pF
A and B ports 3012 T _C = +25°C 02 17.5 Low level ground bounce noise V _{OLP} 9/ V _H = 3.0 V V _L = 0.0 V T _A = +25°C 01 5.0 V 4 1100 mV High level ground bounce noise V _{OLV} 9/ See figure 4 02 500 mV High level bounce noise V _{OLV} 9/ See 4.4.1d 01 5.0 V 4 -1450 mV 1 5.0 V 4 -1450 mV 02 -1300 mV 01 5.0 V 4 -1450 mV 02 -1300 mV 02 01 5.0 V 4 -1450 mV 02 -1300 mV 02 01 5.0 V 4 -1450 mV 02 -140 mV See footnotes at end of table. 9/ 02 -140 -490 mV See footnotes at end of table. SIZE A 5962-92148 SHEET 5962-92148			10 - +23 0		02	1			8.5	
Low level ground bounce noise V _{0L} P V _H = 3.0 V V _L = 0.0 V T _A = +25°C See figure 4 01 5.0 V 4 1100 mV High level ground bounce noise V _{0LV} See 4.4.1d 01 5.0 V 4 -1450 mV High level ground bounce noise V _{0LV} See 4.4.1d 01 5.0 V 4 -1450 mV High level V _{CC} bounce noise V _{0HP} V _{0HP} 01 5.0 V 4 1500 mV 02 01 5.0 V 4 -1450 mV 02 01 5.0 V 4 -1450 mV 02 01 5.0 V 4 -1490 mV 02 01 5.0 V 4 -490 mV 02 02 01 -440 -440 -440 See footnotes at end of table. SiZE	A and B ports	C _{I/O}				5.0 V	4			pF
ground bounce noise 9/ T _A = +25°C See figure 4 02 500 High level ground bounce noise V _{0LV} 9/ See 4.4.1d 01 5.0 V 4 -1450 mV High level V _{CC} bounce noise 9/ 02 01 5.0 V 4 -1450 mV High level V _{CC} bounce noise 9/ 01 5.0 V 4 1500 mV 02 01 5.0 V 4 -1450 mV 02 01 5.0 V 4 -1400 mV 02 01 5.0 V 4 -490 mV 02 01 5.0 V 4 -490 mV 02 01 5.0 V 4 -490 mV 02 02 -440 -440 -440 -440 Standard MicRocircuit DRAWING SiZE A 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	3012				02				17.5	
Image: Constraint of the sector of the se		V _{OLP}			01	5.0 V	4		1100	mV
High level ground bounce noise V See 4.4.1d 01 5.0 V 4 -1450 mV High level V _{CC} bounce noise 9/ 01 5.0 V 4 -1300 -1300 High level V _{CC} bounce noise 9/ 01 5.0 V 4 1500 mV 02 01 5.0 V 4 1500 mV 02 01 5.0 V 4 1300 O1 5.0 V 4 -490 mV 02 01 5.0 V 4 -490 mV 02 02 02 -440 -440 mV See footnotes at end of table. SiZE 5962-92148 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	noise	<u>9</u> /			02				500	
noise 9/ High level V _{CC} V _{OHP} bounce noise 9/ High level V _{CC} V _{OHV} 02 01 5.0 V 4 1500 mV 02 01 5.0 V 4 1500 mV 01 5.0 V 4 -490 mV 02 01 5.0 V 4 -490 mV 02 02 02 02 -440 -490 mV 02 02 02 -440 -490 mV 02 02 02 -440 -490 mV See footnotes at end of table. SiZE 5962-92148 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET		V _{OLV}			01	5.0 V	4		-1450	mV
bounce noise g/ High level V _{CC} V _{OHV} bounce noise g/ g/ 01 02 01 02 01 02 01 02 01 02 01 02 02 01 5.0 V 02 -440 WCROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	•	<u>9</u> /			02	1			-1300	
9/ 02 1300 High level V _{CC} V _{OHV} 01 5.0 V 4 -490 mV 02 02 02 -440 -440 -440 See footnotes at end of table. 02 -440 -440 -440 See footnotes at end of table. Size 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET		V _{OHP}			01	5.0 V	4		1500	mV
bounce noise 9/ 9/ 02 See footnotes at end of table. Standard Standard MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET		<u>9</u> /			02				1300	
9/ 02 -440 See footnotes at end of table. Standard -440 Standard SiZE 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET		V _{OHV}	1		01	5.0 V	4		-490	mV
STANDARD SIZE 5962-92148 MICROCIRCUIT DRAWING REVISION LEVEL SHEET		<u>9</u> /			02	1			-440	
MICROCIRCUIT DRAWING A 5962-92148 DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET	See footnotes at end	of table.								
DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL SHEET									5962-9	92148
	DEFENSE SUPPLY CENTER COLUMBUS					REVISIO		SH		·

	-	TABLE I. Electrical performa	nce characteristics	- Continu	ed.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test condition $2/$ -55°C \leq T _C \leq +125°C 4.5 V \leq V _{CC} \leq 5.5 V unless otherwise speci		V _{cc}	Group A subgroups	Limi	its <u>3</u> /	Unit
						Min	Max	
Functional test	<u>10</u> /	V _{IL} = 0.8 V V _{IH} = 2.0 V	All	4.5 V	7, 8	L	Н	
3014		Verify output V _O See 4.4.1c	All	5.5 V	7, 8	L	Н	
Propagation delay time, An or Bn to	t _{PLH}	$C_L = 50 pF$ minimum $R_L = 500 \Omega$	01	5.0 V	9	1.0	4.1	ns
Bn or An 3003	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	1.0	4.8	
			02	5.0 V	9	1.0	3.2	
				4.5 V and 5.5 V	10, 11	0.8	3.8	
	t _{PHL}	$C_L = 50 pF$ minimum $R_L = 500 \Omega$	01	5.0 V	9	1.0	4.5	ns
	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	1.0	4.8	
			02	5.0 V	9	1.0	3.5	
				4.5 V and 5.5 V	10, 11	1.0	4.2	
Propagation delay time, output enable,	t _{PZH}	$C_L = 50 pF$ minimum $R_L = 500 \Omega$	01	5.0 V	9	1.3	5.5	ns
OE to An or Bn 3003	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	1.0	6.7	
			02	5.0 V	9	2.0	4.5	
				4.5 V and 5.5 V	10, 11	1.2	6.2	
	t _{PZL}	$C_{L} = 50 pF$ minimum $R_{L} = 500 \Omega$	01	5.0 V	9	2.3	6.2	ns
	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	2.0	7.5	
			02	5.0 V	9	1.9	5.3	
				4.5 V and 5.5 V	10, 11	1.3	6.8	
See footnotes at end	of table.							
MICROC		DRAWING	SIZE A				5962-9	92148
		FER COLUMBUS 43218-3990		REVISION	N LEVEL E	SHI	EET 8	

	Ţ	FABLE I. Electrical performance chai	acteristics -	Continu	ed.			
Test and MIL-STD-883 test method <u>1</u> /	Symbol	$\begin{array}{l} \mbox{Test condition } \underline{2} / \\ -55^\circ C \leq T_C \leq +125^\circ C \\ \mbox{4.5 V} \leq V_{CC} \leq 5.5 \ V \\ \mbox{unless otherwise specified} \end{array}$	Device type	V _{cc}	Group A subgroups	Limi	its <u>3</u> /	Unit
				ſ		Min	Max	
Propagation delay time, output disable,	t _{PHZ}	$C_L = 50 pF$ minimum $R_L = 500 \Omega$	01	5.0 V	9	1.7	6.2	ns
OE to An or Bn 3003	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	1.7	7.4	
			02	5.0 V	9	2.2	5.4	
				4.5 V and 5.5 V	10, 11	2.2	6.1	
	t _{PLZ}	$C_L = 50 pF$ minimum $R_L = 500 \Omega$	01	5.0 V	9	1.0	5.8	ns
	<u>11</u> /	See figure 5		4.5 V and 5.5 V	10, 11	1.0	6.5	-
			02	5.0 V	9	1.5	4.0	
				4.5 V and 5.5 V	10, 11	1.0	4.9	

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. △I_{CC}), utilize the general test procedure of 883 under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and Δ I_{CC} tests, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter. For input terminals not designated, V_{IN} = GND or V_{IN} = 3.0 V.
- $\underline{3}$ / For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow respectively; the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}.$
- $\underline{4}$ This test shall be guaranteed, if not tested, to the limits specified in table I herein, when performed with control inputs that affect the state of the output under test at V_{IN} = 0.8 V or 2.0 V.
- 5/ For I/O ports, the limit includes I_{IH} or I_{IL} leakage current from the input circuitry.
- 6/ For I/O ports, the limit includes I_{OZH} or I_{OZL} leakage current from the output circuitry.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

- <u>7</u>/ Not more than one output should be tested at one time, and the duration of the test condition should not exceed one second.
- 8/ This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at V_{IN} = V_{CC} -2.1 V (alternate method). Classes Q, and V shall use the preferred method. When the test is performed using the alternate test method the maximum limit is equal to the number of inputs at a high TTL input level times 50.0 µA or 2.5 mA, as applicable, and the preferred method and limits are guaranteed.
- 9/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500 Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50 Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OL} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

- <u>10</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. After incorporating allowable tolerances per MIL-STD-883, $V_{IL} = 0.4$ V and $V_{IH} = 2.4$ V. For outputs, L = 0.8 V, H = 2.0 V.
- 11/ For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	10

Device type	All
Case outlines	R, S, 2
Terminal number	Terminal symbol
1	DIR
2	A1
3	A2
4	A3
5	A4
6	A5
7	A6
8	A7
9	A8
10	GND
11	B8
12	B7
13	B6
14	B5
15	B4
16	B3
17	B2
18	B1
19	OE
20	V _{CC}

Pin description				
Terminal symbol	Description			
ŌĒ	Output enable control input			
An	Data inputs/outputs, A port			
Bn	Data inputs/outputs, B port			
DIR	Direction control input			


FIGURE 1. Terminal connections.


Inpu	ts	
ŌĒ	DIR	Operation
L	L	B data to A bus
L	Н	A data to B bus
H	Х	isolation


 $\begin{array}{lll} \mathsf{H} = & \mathsf{High} \; \mathsf{voltage} \; \mathsf{level} \\ \mathsf{L} = & \mathsf{Low} \; \mathsf{voltage} \; \mathsf{level} \\ \mathsf{X} = & \mathsf{Irrelevant} \end{array}$

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	11







STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	14

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	15

- 4.4.1 Group A inspection.
- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C_{IN} and $C_{I/O}$, shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and $C_{I/O}$ shall be measured between the designated terminal and GND at a frequency of 1 MHz. This test may be performed at 10 MHz and guaranteed, if not tested, at 1 MHz. The DC bias for the pin under test $(V_{BIAS}) = 2.5 \text{ V or } 3.0 \text{ V}$. For C_{IN} and $C_{I/O}$, test all applicable pins on five devices with zero failures.

For C_{IN} and $C_{I/O}$, a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same capacitance values when tested in accordance with table I, herein. The device manufacturer shall set a function group limit for the C_{IN} and $C_{I/O}$ tests. The device manufacturer may then test one device functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and test conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and the test results for each device tested.

d. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, if not tested shall be guaranteed, if not tested shall be the worst case device type supplied to this drawing. All other device types shall be guaranteed, if not tested, to the limits established for the worst case device type. The package type and device type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLP}, V_{OLP}, N_{OLP}, N_{OLP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures, that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP} , V_{OLV} , V_{OHP} , and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OLP} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group, to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturers shall submit to DSCC-VA the device functions listed in each functional group and test results, along with the oscilloscope plots, for each device tested.

4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92148
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

1/ PDA applies to subgroup 1.

 $\frac{1}{2}$ / PDA applies to subgroups 1 and 7.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-92148
		REVISION LEVEL E	SHEET 17

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-92148
		REVISION LEVEL E	SHEET 18

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 09-03-24

Approved sources of supply for SMD 5962-92148 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9214801MRA	<u>3</u> /	SNJ54ABT245J
5962-9214801MSA	<u>3</u> /	SNJ54ABT245W
5962-9214801M2A	<u>3</u> /	SNJ54ABT245FK
5962-9214801QRA	0C7V7 3V146	54ABT245J-QML 54ABT245/BRA
5962-9214801QSA	0C7V7 3V146	54ABT245W-QML 54ABT245/BSA
5962-9214801Q2A	0C7V7 3V146	54ABT245E-QML 54ABT245/B2A
5962-9214802QRA	01295	SNJ54ABT245AJ
5962-9214802QSA	01295	SNJ54ABT245AW
5962-9214802Q2A	01295	SNJ54ABT245AFK

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- <u>3</u>/ Not available from an approved source of supply.

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Vendor CAGE number	Vendor name and address	
01295	Texas Instruments Incorporated Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493	
3V146	Rochester Electronics 16 Malcolm Hoyt Drive Newburyport, MA 01950	
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051	

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

 74LS645N
 DS8838
 FXL4TD245UMX
 IDT74CBTLV3257PGG
 74LVT245BBT20-13
 5962-8683401DA
 PCA9617ADMR2G
 5962

 8953501KA
 5962-86834012A
 5962-7802301Q2A
 5962-7802002MFA
 5962-7802001MFA
 74VHCV245FT(BJ)
 NCV7349D13R2G

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 TC7WPB9307FC(TE85L
 74FCT16245CTPVG8

 74FCT16543CTPVG
 74FCT245CTPYG8
 MM74HC245AMTCX
 74LVCH16245APVG
 74LVX245MTC
 5962-9221405M2A
 NTS0102DP

 Q100H
 74ALVC16245MTDX
 74ALVCH32245BF
 74FCT163245APVG
 74FCT245CTQG
 74FCT3245AQG

 74LCXR162245MTX
 74VHC245M
 TC7WPB9306FC(TE85L
 TC7WPB9306FK(T5L,F
 JM38510/65553BRA
 ST3384EBDR

 74LVC1T45GF,132
 74AVC4TD245BQ,115
 PQJ7980AHN/C0JL,51
 MC100EP16VBDG
 FXL2TD245L10X
 74LVC1T45GM,115

 TC74AC245P(F)
 PSB21150F S LLHR
 SNJ54AHC245J
 SNJ54AHC245J KNJ54AHC245J
 SNJ54AHC245J