
								F	REVISI	ONS										
LTR					ı	DESCR	RIPTIOI	N					DATE (YR-MO-DA)			APPROVED				
Α	Add	RHA da	ata and	l limits.	Editor	rial char	naes th	rougho	out ial	k			99-03-10				Monica L. Poelking		rina	
В	Update the boilerplate to current requirem										DE 39	525						Thomas M. Hess		
	Edito	orial cha	anges t	through	nout. – j	jak	incino	as spe	cilled ii		141 -50	JJJ.		07-0)3-15			IIIOIIIas	S IVI. TIE	55
REV																				
SHEET	В	В	В	В																
SHEET	B 15	B 16	B 17	B 18																
SHEET	15	B 16	B 17	B 18 RE\	/		В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET REV SHEET	15			18			B 1	B 2	B 3	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	B 14
SHEET REV SHEET REV STATUS	15			18 RE\ SHE	EET	D BY	1	2		ļ	5	6 EFEN	7 SE SI	8 UPPL	9 .Y CE	10	11 COL	12 UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15	16		18 RE\ SHE PRE	EET PAREI War	nda L. N	1 Meadov	2 vs		ļ	5	6 EFEN	7 SE SI	8 UPPL IBUS,	9 .Y CE	10	11 R COL 218-39	12 UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA	NDAF OCIRO AWIN NG IS A JSE BY JRTMEN	RD CUIT G	17	18 REV SHE PRE	EET PAREI War CKED Thor	BY nas J. F	1 Meadov	2 vs		MIC OC	DE DE CROC	EFEN CO	SE SI DLUM http	8 UPPL IBUS, 0://ww	y CE, OHIO	NTER D 432 cc.dla	11 R COL 218-39 a.mil	12 LUMB 990	13 US	14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA	NDAF DCIRC AWIN NG IS A JSE BY JRTMEN NCIES (RD CUIT G WAILAI ALL JTS OF THE	BLE	18 REV SHE PRE	PROVE Moni	BY mas J. F	1 Meadov Ricciuti	2 vvs		MIC OC NO	DE CROC TAL E NINV	EFEN CO CIRCU BUFF ERT	SE SI DLUM http UIT, [FER/L	8 UPPLIBUS, o://ww	9 Y CE, OHIO W.ds	NTER O 432 cc.dl	11 R COL 218-3: a.mil	12 LUMB 990 ED CN	13 US	14 L
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEN	NDAF DCIRC AWIN NG IS A JSE BY JRTMEN NCIES (RD CUIT G AVAILAI ALL JTS OF THE DEFEN	BLE	18 REV SHE PRE CHE	PROVE Moni	BY mas J. F D BY ica L. P	1 Meadov Ricciuti	2 vvs		MIC OC NO CO	DE CROC TAL E NINV	EFEN CO CIRCI BUFF ERT TIBLE	SE SI DLUM http UIT, [FER/L	BUPPLIBUS, DIGITLINE THREPUTS	9 Y CE, OHIO W.ds	NTER O 432 cc.dla ADVA /ER V FATE NOLI	ANCE	12 LUMB 990 ED CN	MOS,	14 L

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Circuit function</u>
01	54ACTQ244	Octal buffer/line driver with noninverting three-state outputs. TTL compatible inputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-

JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-92186
	REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V _{CC})	0.5 V dc to +7.0 V dc
DC input voltage range (V _{IN})	0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage range (V _{OUT})	0.5 V dc to V _{CC} + 0.5 V dc
DC input clamp current (I_{IK}) $(V_{IN} = -0.5 \text{ V} \text{ and } V_{CC} + 0.5 \text{ V})$	±20 mA
DC output clamp current (I_{OK}) $(V_{OUT} = -0.5 \text{ V} \text{ and } V_{CC} + 0.5 \text{ V})$	±20 mA
DC output current (I _{OUT}) (per output pin)	±50 mA
DC V _{CC} or GND current (I _{CC} , I _{GND}) (per pin)	±400 mA
Maximum power dissipation (P _D)	
Storage temperature range (T _{STG})	
Lead temperature (soldering, 10 seconds)	
Thermal resistance, junction-to-case (⊕ _{JC})	
Junction temperature (T _J)	

1.4 Recommended operating conditions. 2/ 3/

$\begin{array}{llllllllllllllllllllllllllllllllllll$	0.0 V to V _{CC} 0.0 V to V _{CC} 0.8 V 2.0 V dc 55°C to +125°C 0 to 8 ns/V 24 mA
Maximum low level output current (I _{OL})+	-24 mA

1.5 Radiation features.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

^{1/} Stresses above the absolute maximum rating may cause permanent damage to the device, Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

 $[\]underline{3}$ / The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JESD 78 - IC Latch-Up Test.

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at http://www.eia.org/ or from the Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Ground bounce waveforms and test circuit. The ground bounce waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

- 3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-92186
	REVISION LEVEL B	SHEET 5

		TABLE I. <u>Electrical performance</u>	characteris	stics.		-		
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $2/3/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type and device class	V _{CC}	Group A subgroups		nits <u>4</u> / Max	Unit
High level output voltage	V _{OH}	For all inputs affecting	All	4.5 V	1, 2, 3	4.40	IVIAX	V
3006		outputs under test, $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$ $I_{OH} = -50 \mu\text{A}$	All	5.5 V	1, 2, 3	5.40		·
		For all inputs affecting	All	4.5 V	1	3.86		
		outputs under test,	All		2, 3	3.70		
		V _{IN} = 2.0 V or 0.8 V		5.5 V	1	4.86		
		For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -24$ mA			2, 3	4.70		
		For all inputs affecting outputs under test, $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \text{ mA} \frac{5}{2}$	All All	5.5 V	1, 2, 3	3.85		
Low level output voltage	V _{OL}	For all inputs affecting	All	4.5 V	1, 2, 3		0.10	V
3007		outputs under test, V_{IN} = 2.0 V or 0.8 V For all other inputs, V_{IN} = V_{CC} or GND I_{OL} = 50 μ A	All	5.5 V	1, 2, 3		0.10	
		For all inputs affecting	All	4.5 V	1		0.36	
		outputs under test,	All		2, 3		0.50	
		$V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$		5.5 V	1		0.36	
		For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 24 \text{ mA}$			2, 3		0.50	
		For all inputs affecting outputs under test, $V_{IN} = 2.0 \text{ V or } 0.8 \text{ V}$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \text{ mA} \underline{5}/$	All All	5.5 V	1, 2, 3		1.65	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

		T (0/0/	1	1	1	i		1		
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditio $-55^{\circ}C \leq T_{C} \leq$ $+4.5 \text{ V} \leq V_{CC}$ unless otherwis	+125°C ≤ +5.5 V	Device type and device	V _{CC}	Group A subgroups	Limits <u>4</u> /		Unit		
				class			Min	Max			
Positive input clamp voltage 3022	V _{IC+}	For input under test, I _{IN}	_N = 1 mA	All Q, V	GND	1, 2, 3	0.4	1.5	V		
Negative input clamp voltage 3022	V _{IC-}	For input under test, IIN	_N = -1 mA	All Q, V	Open	1, 2, 3	-0.4	-1.5			
Input leakage current	I _{IH}	For input under test, V	ın = 5.5 V	All All	5.5 V	1		0.1	μА		
high 3010		For all other inputs, $V_{IN} = V_{CC}$ or GND		All All	5.5 V	2, 3		0.1			
			M, D	All All	5.5 V	1		0.1			
			P, L, R	All All	5.5 V	1		1.0			
Input leakage current	I _{IL}	For input under test, $V_{IN} = 0.0 \text{ V}$		All All	5.5 V	1		-0.1	μА		
low 3009		For all other inputs, V _I	** *	All All	5.5 V	2, 3		-0.1			
			M, D	All All	5.5 V	1		-0.1			
			P, L, R	All All	5.5 V	1		-1.0			
Three-state output	1 10 = 20		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	All All	5.5 V	1		0.5	μА		
high	For all other inputs, $V_{IN} = V_{CC}$ or GND $V_{OUT} = 5.5 \text{ V}$		All All	5.5 V	2, 3		10.0				
3021			M, D, P, L, R	All All	5.5 V	1		25.0			
leakage current <u>6</u> low	I _{OZL} 6/	OE = 2.0 V or 0.8 V		All All	5.5 V	1		-0.5	μА		
		For all other inputs, V _{IN} V _{OUT} = 0.0 V	$_{N} = V_{CC}$ or GND	All All	5.5 V	2, 3		-10.0			
3020		301	M, D, P, L, R	All All	5.5 V	1		-25.0			
Quiescent supply	I _{CCH}	OE = GND	I	All All	5.5 V	1		8.0	μА		
current, output high 3005		For all other inputs, V _{IN}	= V _{CC} or GND			2, 3		160			
							5.5 V 1	All 5.5 V 1 1		100	
			D	7 (11				1.0	mA		
			P, L, R					3.5			
Quiescent supply	I _{CCL}	OE = GND		All	5.5 V	1		8.0	μА		
current, output low 3005		For all other inputs, V _{IN}	N = V _{CC} or GND	All		2, 3		160			
			М	All All	5.5 V	1		100			
			D	- ~"				1.0	mA		
			P, L, R					3.5			
See footnotes at end o	of table.			1			1				
	STANDA		SIZE A				59	62-92	186		
MICRO	CIRCUIT	DRAWING									

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditio $-55^{\circ}C \le T_{C} \le$ $+4.5 \text{ V} \le V_{CC}$ unless otherwis	+125°C ≤ +5.5 V	Device type and device	V _{cc}	Group A subgroups		mits <u>4</u> /	Unit
				class			Min	Max	1
Quiescent supply current, output low 3005	I _{CCZ}	OE = V _{CC} For all other inputs, V _{IN} = V _{CC} or GND		All All	5.5 V	2, 3		160	μΑ
		- IN - CCC 31 - 21.12	M D	All All	5.5 V	1		1.0	mA
Quiescent supply current delta, TTL input levels	Δl _{CC} 7/	For input under test $V_{IN} = V_{CC} - 2.1 \text{ V}$	P, L, R	All All	5.5 V	1 2, 3		3.5 1.0 1.6	mA
3005		For all other inputs, $V_{IN} = V_{CC}$ or GND	M, D P, L, R	All All	5.5 V	1		1.6	-
Input capacitance 3012	C _{IN}	$T_{C} = +25^{\circ}C$ See 4.4.1d	, , <u>,</u> , , , , ,	All All	GND	4		12.0	pF
Output capacitance 3012	C _{OUT}	T _C = +25°C See 4.4.1d		All All	5.5 V	4		15.0	pF
Power dissipation capacitance	C _{PD} <u>8</u> /	$T_{C} = +25^{\circ}C$ See 4.4.1d		AII AII	5.0 V	4		85.0	pF
Low level ground bounce noise	V _{OLP} <u>9</u> /	V _{IH} = 3.0 V V _{IL} = 0.0 V		All All	5.0 V			1500	mV
	V _{OLV} <u>9</u> /	T_A = +25°C See 4.4.1c See figure 4.		AII AII	5.0 V			-1200	
High level V _{CC} bounce noise	V _{OHP} <u>9</u> /	V _{IH} = 3.0 V V _{IL} = 0.0 V		All All	5.0 V			V _{OH} +1000	mV
	V _{OHV} <u>9</u> /	$T_A = +25^{\circ}C$ See 4.4.1c See figure 4.		AII AII	5.0 V			V _{OH} -1800	
Latch-up input/output over-voltage	I _{CC} (O/V1) 10/	$\begin{array}{c} t_w \geq 100 \; \mu s \\ t_{cool} \geq t_w \\ 5 \; \mu s \leq t_r \leq 5 \; m s \\ 5 \; \mu s \leq t_f \leq 5 \; m s \\ V_{test} = 6.0 \; V \\ V_{CCQ} = 5.5 \; V \\ V_{OVER} = 10.5 \; V, \; See \; 4.5 \; V \end{array}$	4 1h	All Q, V	5.5 V	2		200	mA
Latch-up input/output positive over-current	I _{CC} (O/I1+) 10/	$\begin{aligned} & t_{\text{OVER}} = 10.5 \text{ V, See 4.} \\ & t_{\text{w}} \geq 100 \mu \text{s} \\ & t_{\text{cool}} \geq t_{\text{w}} \\ & 5 \mu \text{s} \leq \text{tr} \leq 5 \text{ ms} \\ & 5 \mu \text{s} \leq \text{tf} \leq 5 \text{ ms} \\ & V_{\text{test}} = 6.0 \text{ V} \\ & V_{\text{CCQ}} = 5.5 \text{ V} \\ & I_{\text{trigger}} = +120 \text{ mA, See 4.} \end{aligned}$		All Q, V	5.5 V	2		200	mA
See footnotes at end of	table.	j ungger — 1120 HIA, OCC	SIZE						

A

REVISION LEVEL

В

8

SHEET

MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

	Т	ABLE I. <u>Electrical performance characte</u>	<u>ristics</u> –Con	tinued.				
Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditions $\underline{2}/\underline{3}/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type and device class	V _{CC}	Group A subgroups	Lim <u>4</u>		Unit
						Min	Max	
Latch-up input/output negative over-current	I _{CC} (O/I1-) <u>10</u> /	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{cool} &\geq tw \\ 5~\mu\text{s} &\leq tr \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq tf \leq 5~\text{ms} \\ V_{test} &= 6.0~\text{V} \\ V_{CCQ} &= 5.5~\text{V} \end{split}$	All Q, V	5.5 V	2		200	mA
-		$I_{trigger}$ = -120 mA, See 4.4.1b						
Latch-up supply over-voltage	I _{CC} (O/V2) 10/	$\begin{split} t_w &\geq 100~\mu\text{s} \\ t_{\text{cool}} &\geq t\text{w} \\ 5~\mu\text{s} &\leq t\text{r} \leq 5~\text{ms} \\ 5~\mu\text{s} &\leq t\text{f} \leq 5~\text{ms} \\ V_{\text{test}} &= 6.0~\text{V} \\ V_{\text{CCQ}} &= 5.5~\text{V} \\ V_{\text{OVER}} &= 9.0~\text{V}~,~\text{See}~4.4.1\text{b} \end{split}$	All Q, V	5.5 V	2		100	mA
Functional tests	<u>11</u> /	V _{IH} = 2.0 V, V _{IL} = 0.8 V	All	4.5 V	7, 8	L	Н	
3014		Verify output V _{OUT}	All					
		See 4.4.1e	All All	5.5 V	7, 8	L	Н	
Propagation delay time,	t _{PLH} ,	$C_L = 50 \text{ pF minimum}$	All	4.5 V	9, 11	1.0	8.0	ns
data to output, mAn to mYn 3003	t _{PHL} <u>12</u> /	$R_L = 500\Omega$ See figure 5.	Q, V		10	1.0	9.0	
			All		9	1.0	8.0	
			M		10, 11	1.0	9.0	
Propagation delay time,	t _{PZH} ,	C _L = 50 pF minimum	All	4.5 V	9, 11	1.0	9.5	ns
output enable, OEn to	t _{PZL} <u>12</u> /	$R_L = 500\Omega$ See figure 5.	Q, V		10	1.0	10.5	
3003			All M	4.5 V	9	1.0	9.5	
			"		10, 11	1.0	10.5	
Propagation delay time,	t _{PHZ} ,	C_L = 50 pF minimum R_L = 500 Ω	All	4.5 V	9, 11	1.0	9.0	ns
output disable, OEn to	t _{PLZ} <u>12</u> /	See figure 5.	Q, V		10	1.0	10.5	
3003			All M	4.5 V	9	1.0	9.5	
					10, 11	1.0	10.5	

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9

TABLE I. Electrical performance characteristics - Continued.

- 1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure under the conditions listed herein. All inputs and outputs shall be tested, as applicable, to the tests in table I herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} tests, the output terminals shall be open. When performing the I_{CC} tests, the current meter shall be placed in the circuit such that all current flows through the meter. The values to be used for V_{IH} and V_{IL} shall be the V_{IH} minimum and V_{IL} maximum values listed in section 1.4 herein.
- 3/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, these devices are only tested at the 'R' level. Pre and Post irradiation values are identical unless otherwise specified in table I. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- 5/ Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum. This test may be performed using V_{IN} = V_{CC} or GND. When V_{IN} = V_{CC} or GND is used, the test is guaranteed for V_{IN} = 2.0 V or 0.8 V.
- 6/ Three-state output conditions are required.
- 7/ This is the increase in supply current for each input that is at one of the specific TTL voltage levels rather than 0 V or V_{CC} . This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 \text{ V}$ (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.0 mA or 1.6 mA, as applicable; and the preferred method and limits are guaranteed.
- 8/ Power dissipation capacitance (C_{PD}) determines the power consumption (P_D) and the current consumption (I_S) . $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC}) f + (I_{CC} \times V_{CC}) + (n \times d \times \Delta I_{CC} \times V_{CC})$ $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC} + (n \times d \times \Delta I_{CC})$. For both P_D and I_S , P_D is the number of device inputs at TTL levels; P_D is the frequency of the input signal and P_D is the duty cycle of the input signal.
- 9/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested that, whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The device manufacturer shall determine the values of these decoupling capacitors. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.

The device inputs shall be conditioned such that all outputs are at a high nominal V_{OH} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OH} as all other outputs possible are switched from V_{OH} to V_{OH} . V_{OHV} and V_{OHP} are then measured from the nominal V_{OH} level to the largest negative and positive peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OL} to V_{OH} .

The device inputs shall be conditioned such that all outputs are at a low nominal V_{OL} level. The device inputs shall then be conditioned such that they switch simultaneously and the output under test remains at V_{OL} as all other outputs possible are switched from V_{OL} to V_{OH} . V_{OLP} and V_{OLV} are then measured from the nominal V_{OL} level to the largest positive and negative peaks, respectively (see figure 4). This is then repeated with the same outputs not under test switching from V_{OH} to V_{OL} .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

TABLE I. <u>Electrical performance characteristics</u> – Continued.

- $\underline{10}$ / See JESD 78 for electrically induced latch-up test methods and procedures. The values listed for $I_{trigger}$ and V_{OVER} , are to be accurate within ± 5 percent.
- 11/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices.

 $H \ge 2.5 \text{ V}, L < 2.5 \text{ V}.$

 $\underline{12}$ / AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum propagation delay time limits for V_{CC} = 5.5 V are 1.0 ns and guaranteed by guardbanding the V_{CC} = 4.5 V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

Device type	01
Case outlines	R, S, and 2
Terminal number	Terminal symbol
1	ŌE1
2	1A1
3	4Y2
4	2A1
5	3Y2
6	3A1
7	2Y2
8	4A1
9	1Y2
10	GND
11	1A2
12	4Y1
13	2A2
14	3Y1
15	3A2
16	2Y1
17	4A2
18	1Y1
19	OE2
20	V _{CC}

Terminal descriptions				
Terminal symbol	Description			
mAn (m = 1 to 4, n = 1 to 2)	Data inputs			
OEn (n = 1 to 2)	Output enable control inputs (active low)			
mYn (m = 1 to 4, n = 1 to 2)	Outputs (non-inverting)			

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 11

Device type 01					
Inpi	Outputs				
OE n	mAn	mYn			
L	L	L			
L	Н	Н			
Н	X	Z			

L = Low voltage level

H = High voltage level

X = Irrelevant

Z = High impedance state

FIGURE 2. Truth table.





FIGURE 3. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12




NOTES:

- 1. C_L includes a 47 pF chip capacitor (-0 percent, +20 percent) and at least 3 pF of equivalent capacitance from the test jig and probe.
- 2. $R_L = 450\Omega \pm 1$ percent, chip resistor in series with a 50Ω termination. For monitored outputs, the 50Ω termination shall be the 50Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test:
 - a. V_{IN} = 0.0 V to 3.0 V; duty cycle = 50 percent; $f_{IN} \geq$ 1 MHz.
 - b. t_r , t_f = 3.0 ns ± 1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the ± 1.0 ns tolerance and guaranteeing the results at 3.0 ns ± 1.0 ns; skew between any two switching input signals (t_{sk}): ≤ 250 ps.

FIGURE 4. Ground bounce waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13



NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} : V_{TEST} = 2 x V_{CC} .
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} , and t_{PHL} : V_{TEST} = Open.
- 3. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_L = 500\Omega$ or equivalent. $R_T = 50\Omega$ or equivalent.
- 6. Input signal from pulse generator: V_{IN} = 0.0 V to 3.0 V PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 7. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 8. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Latch-up tests are required for all device classes. These tests shall be performed only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up tests shall be considered destructive. For latch-up tests, test all applicable pins on five devices with zero failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 15

c. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The package type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP} , V_{OLP} , V_{OHP} , and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

For V_{OHP} , V_{OHP} , V_{OLP} , and V_{OLV} , a device manufacturer may qualify devices by functional groups. A specific functional group shall be composed of function types, that by design, will yield the same test values when tested in accordance with table I, herein. The device manufacturer shall set a functional group limit for the V_{OHP} , V_{OHV} , V_{OLP} , and V_{OLV} tests. The device manufacturer may then test one device function from a functional group to the limits and conditions specified herein. All other device functions in that particular functional group shall be guaranteed, if not tested, to the limits and conditions specified in table I, herein. The device manufacturer shall submit to DSCC-VA the device functions listed in each functional group and the test results, along with the oscilloscope plots, for each device tested.

- d. C_{IN}, C_{OUT}, and C_{PD} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN}, C_{OUT}, and C_{PD}, test all applicable pins on five devices with zero failures.
- e. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table all possible input to output logic patterns of each function of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 <u>Additional criteria for device classes Q and V.</u> The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 16

- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the post irradiation end-point electrical parameter limits as defined in table I at T_A = +25°C +5°C, after exposure, to the subgroups specified in table II herein.
- 4.4.4.1 <u>Total dose irradiation testing.</u> Total dose irradiation testing shall be performed in accordance with MIL-STD-883 method 1019, condition A and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:
 - (1) Inputs tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω +20%, and all outputs are open.
 - (2) Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω +20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω +20%, and all outputs are open.
- 4.4.4.1.1 <u>Accelerated annealing test</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at 25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1	1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

^{2/} PDA applies to subgroups 1 and 7.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92186
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 17

- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P.O. Box 3990, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD			
MICROCIRCUIT DRAWING			
TELNOT CLIDDLY OFNITED COLLIMD			

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-92186
	REVISION LEVEL B	SHEET 18

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-03-15

Approved sources of supply for SMD 5962-92186 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9218601MRA	27014 0C7V7	54ACTQ244DMQB
5962-9218601MSA	27014 0C7V7	54ACTQ244FMQB
5962-9218601M2A	27014 0C7V7	54ACTQ244LMQB
5962-9218601VRA	<u>3</u> /	54ACTQ244J-QMLV
5962-9218601VSA	<u>3</u> /	54ACTQ244W-QMLV
5962-9218601V2A	<u>3</u> /	54ACTQ244E-QMLV
5962R9218601MRA	<u>3</u> /	54ACTQ244DMQB-R
5962R9218601MSA	<u>3</u> /	54ACTQ244FMQB-R
5962R9218601M2A	<u>3</u> /	54ACTQ244LMQB-R
5962R9218601VRA	27014	54ACTQ244JRQMLV
5962R9218601VSA	27014	54ACTQ244WRQMLV
5962R9218601V2A	27014	54ACTQ244ERQMLV

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE
numberVendor name
and address27014National Semiconductor
2900 Semiconductor Drive
P.O. Box 58090
Santa Clara, CA 95052-80900C7V7QP Semiconductor
2945 Oakmead Village Court
Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG
NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC
028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G
NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G
MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G
NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1
74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7