
								F	REVISI	ONS										
LTR						DESCR	RIPTIO	N					DA	ATE (YI	R-MO-I	DA)		APPF	ROVED	
A	Char	nges ar	e in ac	cordan	ce with	n the no	tice of I	revisior	n 5962-	R019-9	94 tvr	ı		93-11-02			Monica L. Poelking		ing	
В						n the no							94-03-29				Monica L. Poelking			
С		Changes are in accordance with the notice of revision 596										10-28		Monica L. Poelking						
D		Ŭ)2-27				s M. He	
U	Incorporate the previous notice of revisions. Update the b current requirements of MIL-PRF-38535 jak					icipiate				00-0)2 21			nomac	5 101. 110	55				
E	Add f		e <u>10</u> / fc	or test o	conditio	on of to	tal pow	er supp	bly curr	ent (I _{cc}	⊤) to tal	ole I.		10-0	05-14		Thor	nas M.	Hess	
	1					1	T	T											T	
REV																				
SHEET	F	F	F																	
	E 15	E 16	E 17																	
SHEET REV	15			REV			E	E	E	E	E	E	E	E	E	E	E	E	E	E
SHEET REV SHEET	15			REV			E 1	E 2	E 3	E 4	E 5	E	E 7	E 8	E 9	E 10	E 11	E 12	E 13	E 14
SHEET REV SHEET REV STATUS	15			SHE	EET PAREI		1	2				_							-	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15	16		SHE	EET PAREI	Joseph	1	2			5	6	7	8	9	10	11	12	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 NDAF	16 RD		SHE	EET PAREI	Joseph BY	1 A. Kert	2 Dy			5	6 EFEN	7 SE SI	8 UPPL	9 .Y CE	10 NTEF	11 R COL	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 NDAF	16 RD CUIT		SHE	EET PAREI	Joseph	1 A. Kert	2 Dy			5	6 EFEN	7 SE SI	8	9 .Y CE , OHI0	10 INTER O 432	11 R COL 218-3	12 .UMB	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	15 NDAF	16 RD CUIT		SHE PRE CHE	ET PAREI CKED T	Joseph BY homas	A. Kert	2 by iuti		4	5 Di	6 EFEN CC	7 SE SI DLUM http	8 UPPL IBUS p://ww	9 .Y CE , OHI0 <u>vw.ds</u>	NTEF O 432 scc.dl	11 R COL 218-3 a.mil	12 .UMB 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN	15 NDAF DCIRC AWIN	16 RD CUIT G	17	SHE PRE CHE APF	EET PAREI CKED T PROVE M	Joseph BY homas D BY onica L	1 A. Kert J. Ricci Poelk	2 by iuti		4	5 DI	6 EFEN CC	7 SE SI DLUM http JIT, I	8 UPPL IBUS DIGIT	9 .Y CE , OHI , OHI	10 INTER O 432 Scc.dl	11 218-3 a.mil	12 .UMB 990	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DR/ THIS DRAWII FOR U DEPA	15 NDAF DCIRC AWIN NG IS A SE BY A RTMEN	16 RD CUIT G VAILAI ALL ITS	17 BLE	SHE PRE CHE APF	EET PAREI CKED T PROVE M	Joseph BY homas	1 A. Kert J. Ricci Poelk	2 by iuti		4 MIC OC	5 Di	6 EFEN CC CIRCI D-TY	7 SE SI DLUM http JIT, I PE F	8 UPPL IBUS D://ww DIGIT	9 .Y CE , OHIO vw.ds FAL, 1	10 NTEF O 432 cc.dl	11 218-3 a.mil - CM(12 .UMB 990 DS,	13	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWIN FOR U	15 NDAF DCIRC AWIN NG IS A SE BY NG IS A SE BY NCIES (16 RD CUIT G VAILAI ALL ITS DF THE	17 BLE	SHE PRE CHE APF	EET PAREI CKED T PROVE M	Joseph BY homas D BY onica L APPRC	1 A. Kert J. Ricci Poelk	2 by iuti		4 MIC OC AS' CO	5 DE CROC TAL I YNCH MPA	6 EFEN CC CIRCI D-TY HRON TIBLI	7 SE SI DLUM http JIT, I PE F NOUS E INF	8 IBUS DIGII LIP-F S MA PUTS	9 .Y CE , OHIO yw.ds TAL, I FLOP STEF	10 NTEF O 432 SCC.dl FAST WIT R REF O LIM	11 218-33 a.mil CM(H SET, ITED	12 .UMB 990 DS, TTL OUT	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DR/ THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	15 NDAF DCIRC AWIN NG IS A SE BY NG IS A SE BY NCIES (16 RD CUIT G VAILA ALL ITS DF THE DEFEN	17 BLE	SHE PRE CHE APF	EET PAREI CKED T PROVE M WING	Joseph BY homas D BY onica L APPR(93-0	1 A. Kert J. Ricci Poelk DVAL D 03-23	2 by iuti		4 MIC OC AS' CO VO	5 DI CROC TAL I YNCH MPA LTAG	6 EFEN CC D-TY HRON TIBLI SE SV	7 SE SI DLUM http JIT, I PE F NOUS E INF WING	8 BUPPL BUS DIGIT LIP-F S MA PUTS S, MC	9 .Y CE , OHIO yw.ds TAL, I FLOP STEF	10 NTEF O 432 SCC.dl FAST WIT R REF O LIM	11 218-33 a.mil CM(H SET, ITED	12 .UMB 990 DS, TTL OUT	13 US	
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DR/ THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	15 NDAF DCIRC AWIN NG IS A SE BY RTMEN NCIES (NT OF I	16 RD CUIT G VAILA ALL ITS DF THE DEFEN	17 BLE	SHE PRE CHE APF	EET PAREI CKED T PROVE M WING	Joseph BY homas D BY onica L APPR(93-0 LEVEL	1 A. Kert J. Ricci Poelk DVAL D 03-23	2 by iuti		4 MIC OC AS' CO VO	5 DE CROC TAL I YNCH MPA LTAC ZE	6 EFEN CC CIRCI D-TY HRON TIBLI SE SV CA	7 SE SI DLUM http JIT, I PE F NOUS E INF VINC GE CC	B BUPPL BUS DIGIT LIP-F S MA PUTS G, MC DDE	9 .Y CE , OHIO yw.ds TAL, I FLOP STEF	10 NTEF O 432 SCC.dl FAST WIT R RE D LIM ITHI(11 218-33 a.mil CM(H SET, ITED	DS, TTL OUT		
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRC DR/ THIS DRAWIN FOR U DEPA AND AGEN DEPARTMEN	15 NDAF DCIRC AWIN NG IS A SE BY RTMEN NCIES (NT OF I	16 RD CUIT G VAILA ALL ITS DF THE DEFEN	17 BLE	SHE PRE CHE APF	EET PAREI CKED T PROVE M WING	Joseph BY homas D BY onica L APPR(93-0 LEVEL	1 A. Kert J. Ricci Poelk DVAL D 03-23	2 by iuti		4 MIC OC AS' CO VO	5 DE CROC TAL I YNCH MPA LTAC ZE A	6 EFEN CC CIRCI D-TY HRON TIBLI SE SV CA	7 SE SI DLUM http JIT, I PE F NOUS E INF WING	B BUPPL BUS DIGIT LIP-F S MA PUTS G, MC DDE	9 .Y CE , OHIO yw.ds TAL, I FLOP STEF	10 NTEF O 432 SCC.dl FAST WIT R RE D LIM ITHI(11 218-33 a.mil CMC H SET, ITED C SIL	DS, TTL OUT		

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function				
01, 02	54FCT273T	Octal D-type flip-flop with asynchronous master reset, TTL compatible inputs and limited output voltage swing				
03, 04	54FCT273AT	Octal D-type flip-flop with asynchronous master reset, TTL compatible inputs and limited output voltage swing				
05, 06	54FCT273CT	Octal D-type flip-flop with asynchronous master reset, TTL compatible inputs and limited output voltage swing				

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non- JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-T20	20	Flat pack
2	CQCC1-N20	20	Leadless-chip-carrier

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range (V_{CC}) DC input voltage range (V_{IN})	
DC output voltage range (V _{OUT})	—
DC input clamp current (I_{IK}) (V_{IN} = -0.5 V)	
DC output clamp current (I _{OK}) (V _{OUT} -0.5 V and +7.0 V)	±20 mA
DC output source current (I _{OH}) (per output)	30 mA
DC output sink current (I _{OL}) (per output)	+70 mA
DC V _{CC} current (I _{CC})	±260 mA
Ground current (I _{GND})	+550 mA
Storage temperature range (T _{STG})	
Case temperature under bias (T _{BIAS})	65°C to +135°C
Maximum power dissipation (P _D)	500 mW
Lead temperature (soldering, 10 seconds)	+300°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-STD-1835
Junction temperature (T _J)	+175°C

1.4 Recommended operating conditions. 2/ 3/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to V_{CC}
Output voltage range (V _{OUT})	+0.0 V dc to V_{CC}
Maximum low level input voltage (VIL)	0.8 V
Minimum high level input voltage (VIH)	2.0 V
Case operating temperature range (T _C)	55°C to +125°C
Maximum input rise or fall rate ($\Delta t/\Delta V$):	
(from V_{IN} = 0.3 V to 2.7 V, 2.7 V to 0.3 V)	5 ns/V
Maximum high level output current (I _{OH}):	
Device types 01, 03, and 05	6 mA
Device types 02, 04, and 06	12 mA
Maximum low level output current (I _{OL})	32 mA

1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

2/ Unless otherwise noted, all voltages are referenced to GND.

- 3/ The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.
- $\underline{4}$ / For V_{CC} \ge 6.5 V, the upper limit on the range is limited to 7.0 V.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>https://assist.daps.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 <u>Ground bounce load circuit and waveforms</u>. The ground bounce load circuit and waveforms shall be as specified on figure 4.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	4

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	5

Test and MIL-STD-883 test method <u>1</u> /	Symbol	mbol Test conditions $2/$ -55°C \leq T _C \leq +125°C +4.5 V \leq V _{CC} \leq +5.5 V		V _{CC}	Group A subgroups	Limits <u>3</u> /		Unit					
		unless otherwise specified				Min	Max						
High level output voltage	V _{OH1} <u>4</u> /	For all inputs affecting output under test $V_{IN} = V_{IH} = 2.0 \text{ V or } V_{IL} = 0.8 \text{ V}$	01, 03, 05	4.5 V	1, 2, 3	2.7	V _{CC} -0.5	V					
3006		For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OH} = -300 \ \mu A$	02, 04, 06			3.0	V _{CC} -0.5						
	V_{OH2}	For all inputs affecting $I_{OH} = -6 \text{ mA}$	01, 03,	4.5 V	1, 2, 3	2.4	V _{CC} -0.5	V					
		output under test $V_{IN} = V_{IH} = 2.0 \text{ V or } V_{IL} = 0.8 \text{ V}$	05		-	2.0	V _{cc} -0.5						
		For all other inputs $V_{IN} = V_{CC}$ or GND	02, 04, 06			2.4	V _{CC} -0.5						
Low level output voltage 3007	V _{OL1} <u>4</u> /	For all inputs affecting output under test $V_{IN} = V_{IH} = 2.0 \text{ V}$ or $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 300 \ \mu\text{A}$	All	4.5 V	1, 2, 3		0.20	V					
	V _{OL2}	For all inputs affecting output under test $V_{IN} = V_{IH} = 2.0 \text{ V}$ or $V_{IL} = 0.8 \text{ V}$ For all other inputs $V_{IN} = V_{CC}$ or GND $I_{OL} = 32 \text{ mA}$	All	4.5 V	1, 2, 3		0.55	V					
Negative input clamp voltage	V _{IC} -	V_{IC} . For input under test, $I_{IN} = -18 \text{ mA}$		4.5 V	1, 2, 3		-1.2	V					
3022		For input under test, I _{IN} = -15 mA	02, 04, 06				-1.3						
Input current	I _{IH}	For input under test $V_{IN} = V_{CC}$	01, 03,	5.5 V	1, 2		1.0	μA					
high 3010		For all other inputs $V_{IN} = V_{CC}$ or GND	05	-	3		5.0						
			02, 04, 06		1, 2		1.0						
					3		5.0						
Input current Iow	Ι _{ΙL}	For input under test $V_{IN} = GND$ For all other inputs $V_{IN} = V_{CC}$ or GND	01, 03, 05	5.5 V	1, 2		-1.0	μA					
3009								To an other inputs $v_{\rm IN} = v_{\rm CC}$ of GND			3		-5.0
			02, 04, 06		1, 2		-1.0						
					3		-5.0						
Input capacitance 3012	C _{IN} <u>5</u> /	See 4.4.1c T _C = +25°C	All	GND	4		10	pF					
Output capacitance 3012	С _{оит} <u>5</u> /	See 4.4.1c T _C = +25°C	All	GND	4		12	pF					
Short circuit output current 3005	I _{OS} <u>6</u> /	For all inputs, $V_{IN} = V_{CC}$ or GND $V_{OUT} = GND$	All	5.5 V	1, 2, 3	-60	-225	mA					
Dynamic power supply current	I _{CCD} <u>4/ 7</u> /	Outputs open	All	5.5 V	4, 5, 6		0.25	/mA MHz∙E					

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	6

Test and MIL-STD-883 test method <u>1</u> /	Symbol	Test conditi -55°C ≤ T _C ≤ +4.5 V ≤ V _{CC}	+125°C	Device type	Vcc	Group A subgroups	Limi	its <u>3</u> /	Unit
		unless otherwis					Min	Max	
Quiescent supply current delta, TTL input level 3005	∆l _{CC} <u>8</u> /	For input under test $V_{IN} = V_{CC} - 2.1 V$ For all other inputs $V_{IN} = V_{CC}$ or GND		All	5.5 V	1, 2, 3		2.0	mA
Quiescent supply current, output high 3005	Іссн	For all other inputs, V	$V_{\rm IN} = V_{\rm CC} \text{ or } {\rm GND}$	All	5.5 V	1, 2, 3		1.5	mA
Quiescent supply current, output low 3005	ICCL	For all other inputs, V	$V_{\rm IN} = V_{\rm CC} \text{ or } {\rm GND}$	All	5.5 V	1, 2, 3		1.5	mA
Fotal supply current	I _{ССТ} <u>9</u> / <u>10</u> /	Outputs open MR = V _{CC} f _{CP} = 10 MHz 50% duty cycle	For switching inputs, $V_{IN} = V_{CC}$ or GND	All	5.5 V	4, 5, 6		4.0	mA
		One bit toggling $f_i = 5 \text{ MHz}$ 50% duty cycle For nonswitching inputs, $V_{IN} = V_{CC}$ or GND	For switching inputs, $V_{IN} = 3.4 V$ or GND			4, 5, 6		6.0	
		Outputs open <u>4</u> / MR = V _{CC} f _{CP} = 10 MHz 50% duty cycle	For switching inputs, V _{IN} = V _{CC} or GND	All		4, 5, 6		7.8	
		Eight bits toggling $f_i = 2.5 \text{ MHz}$ 50% duty cycle For nonswitching inputs, V _{IN} = V _{CC} or GND	For switching inputs, $V_{IN} = 3.4 V$ or GND			4, 5, 6		16.8	
ow level ground bounce noise	V _{OLP} <u>5/ 11</u> /	$V_{IH} = 3.0 V$ $V_{IL} = 0.0 V$ $T_{L} = 1.25 \circ C$		01, 03, 05	5.0 V	4		1500	mV
		T _A = +25°C See figure 4		02, 04, 06		7, 8		840	
	V _{OLV} <u>5/ 11</u> /	See 4.4.1b		01, 03, 05	5.0 V	4		-1700	mV
				02, 04, 06		7, 8		-1000	
				02, 04, 06		7, 8		-340	
See footnotes at end	d of table.								
	STAN	DARD		SIZE	1				

REVISION LEVEL

Е

SHEET

7

MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

		TABLE I. Electrical performance char	acteristics -	Continue	ed.			
Test and MIL-STD-883	Symbol	Test conditions $2/$ -55°C \leq T _C \leq +125°C	Device type	Vcc	Group A subgroups	Limi	ts <u>3</u> /	Unit
test method <u>1</u> /		+4.5 V \leq V _{CC} \leq +5.5 V unless otherwise specified				Min	Max	
High level V _{CC} bounce noise	V _{ОНР} <u>5/ 11/</u>	V _{IH} = 3.0 V V _{IL} = 0.0 V	01, 03, 05	5.0 V	4		500	mV
		$T_A = +25^{\circ}C$ See figure 4	02, 04, 06		7, 8		260	
	V _{ОНV} <u>5/ 11</u> /	See 4.4.1b	01, 03, 05	5.0 V	4		-500	mV
			02, 04, 06		7, 8		-340	
Functional test	<u>12</u> /	V _{IH} = 2.0 V, V _{IL} = 0.8 V	All	4.5 V	7, 8	L	Н	
3014		Verify output V _O See 4.4.1d		5.5 V	7, 8	L	Н	
Propagation delay	t _{PLH} ,	$C_L = 50 \text{ pF} \text{ minimum}$	01, 02	4.5 V	9, 10, 11	2.0	15.0	ns
time, clock to	t _{PHL}	$R_{L} = 500\Omega$	03, 04		9, 10, 11	2.0	8.3	
output, CP, Qn 3003	<u>13</u> /	See figure 5	05, 06		9, 10, 11	2.0	6.5	
Propagation delay	t _{PZH} ,		01, 02	4.5 V	9, 10, 11	2.0	15.0	ns
time, MR to Qn 3003	t _{PZL}		03, 04		9, 10, 11	2.0	8.3	
3003	<u>13</u> /		05, 06		9, 10, 11	2.0	6.8	
Setup time,	ts		01, 02	4.5 V	9, 10, 11	3.5		ns
Dn to CP			03, 04		9, 10, 11	2.0		
			05, 06		9, 10, 11	2.0		
Hold time,	t _h		01, 02	4.5 V	9, 10, 11	2.0		ns
Dn from CP			03, 04		9, 10, 11	1.5		
			05, 06		9, 10, 11	1.5		
Clock pulse width,	t _w		01, 02	4.5 V	9, 10, 11	7.0		ns
CP high and low			03, 04		9, 10, 11	6.0		
			05, 06		9, 10, 11	6.0		
Reset pulse width,	t _w		01, 02	4.5 V	9, 10, 11	7.0		ns
MR low			03, 04		9, 10, 11	6.0		
			05, 06		9, 10, 11	6.0		
Recovery time,	t _{rec}		01, 02	4.5 V	9, 10, 11	5.0		ns
MR to CP			03, 04		9, 10, 11	2.5		
			05, 06		9, 10, 11	2.5		

1/ For tests not listed in the referenced MIL-STD-883 (e.g. ΔI_{CC}), utilize the general test procedure of 883 under the conditions listed herein.

2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I_{CC} and ΔI_{CC} tests, the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	8

TABLE I. Electrical performance characteristics - Continued.

- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I at $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$.
- 4/ This parameter is guaranteed, if not tested, to the limits specified in table I.
- 5/ This test is required only for group A testing, see 4.4.1 herein.
- 6/ Not more than one output should be shorted at a time. The duration of the short circuit test should not exceed one second.
- $\underline{7}$ / I_{CCD} may be verified by the following equation:

 $I_{CCT} - I_{CC} - D_H N_T \Delta I_{CC}$

f_{CP}/2 + f_iN_i

where I_{CCT} , I_{CC} (I_{CCL} or I_{CCH} in table I), and ΔI_{CC} shall be the measured values of these parameters, for the device under test, when tested as described in table I, herein. The values for D_H , N_T , f_{CP} , f_i , and N_i shall be as listed in the test conditions column for I_{CCT} in table I, herein.

- $\underline{8}$ / This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at $V_{IN} = V_{CC} 2.1 V$ (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 2.0 mA; and the preferred method and limits are guaranteed.
- 9/ I_{CCT} is calculated as follows:

 $I_{CCT} = I_{CC} + D_H N_T \Delta I_{CC} + I_{CCD} (f_{CP}/2 + f_i N_i)$

where:

I_{CC} = Quiescent supply current (any I_{CCL} or I_{CCH})

 D_H = Duty cycle for TTL inputs at 3.4 V

 N_T = Number of TTL inputs at 3.4 V

 ΔI_{CC} = Quiescent supply current delta, TTL inputs at 3.4 V

- I_{CCD} = Dynamic power supply current caused by an input transition pair (HLH or LHL)
- f_{CP} = Clock frequency for registered devices (f_{CP} = 0 for nonregistered devices)
- $f_i = input frequency$
- N_i = Number of inputs at f_i
- 10/ For I_{CC} test in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result.
- <u>11</u>/ This test is for qualification only. Ground and V_{CC} bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture. For the device under test, all outputs shall be loaded with 500Ω of load resistance and a minimum of 50 pF of load capacitance (see figure 4). Only chip capacitors and resistors shall be used. The output load components shall be located as close as possible to the device outputs. It is suggested, that whenever possible, this distance be kept to less than 0.25 inches. Decoupling capacitors shall be placed in parallel from V_{CC} to ground. The values of these decoupling capacitors shall be determined by the device manufacturer. The low and high level ground and V_{CC} bounce noise is measured at the quiet output using a 1 GHz minimum bandwidth oscilloscope with a 50Ω input impedance.
- 12/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. For outputs, L < 1.5 V, H ≥ 1.5 V.</p>
- <u>13</u>/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. Minimum propagation delay time limits for $V_{CC} = 4.5$ V and 5.5 V are guaranteed, if not tested, to the limits specified in table I, herein. For propagation delay tests, all paths must be tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	9

Device types	All
Case outlines	R, S and 2
Terminal number	Terminal symbol
1	MR
2	O0
3	D0
4	D1
5	O1
6	O2
7	D2
8	D3
9	O3
10	GND
11	CP
12	O4
13	D4
14	D5
15	O5
16	O6
17	D6
18	D7
19	07
20	V _{cc}

Terminal descriptions			
Terminal symbol	Description		
Dn (n = 0 to 7)	Data inputs		
MR Asynchronous master reset control input			
СР	Synchronous timing input		
On (n = 0 to 7)	Outputs (noninverting)		

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	10

All device types				
	Output			
ŌĒ	СР	Dn	On	
L	Х	Х	L	
Н	\uparrow	h	Н	
Н	\uparrow	I	L	

h = High voltage level meeting the set-up and hold timing requirements in table I herein relative to the low-to-high transition of CP.

I = low voltage level meeting the set-up and hold timing requirements in table I herein relative to the low-to-high transition of CP.


H = High voltage level


L = Low voltage level

X = Don't care

↑= Low-to-high CP transition








- be the 50 Ω characteristic impedance of the coaxial connector to the oscilloscope.
- 3. Input signal to the device under test: a. $V_{IN} = 0.0 \text{ V}$ to 3.0 V; duty cycle = 50 percent; $f_{IN} \ge 1 \text{ MHz}$.
 - t_r , $t_f = 3.0$ ns ±1.0 ns. For input signal generators incapable of maintaining these values of t_r and t_f , the 3.0 ns limit may be increased up to 10 ns, as needed, maintaining the ±1.0 ns tolerance and guaranteeing the results at 3.0 ns b. ± 1.0 ns; skew between any two switching inputs signals (t_{sk}) ≤ 250 ps.


FIGURE 4.	Ground bounce	waveforms an	d test circuit.
-----------	---------------	--------------	-----------------

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	12

NOTES:

2.





4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

b. Ground and V_{CC} bounce tests are required for all device classes. These tests shall be performed only for initial qualification, after process or design changes which may affect the performance of the device, and any changes to the test fixture. V_{OLP}, V_{OLV}, V_{OHP}, and V_{OHV} shall be measured for the worst case outputs of the device. All other outputs shall be guaranteed, if not tested, to the limits established for the worst case outputs. The worst case outputs tested are to be determined by the manufacturer. Test 5 devices assembled in the worst case package type supplied to this document. All other package types shall be guaranteed, if not tested, to the limits established for the worst case package. The package type to be tested shall be determined by the manufacturer. The device manufacturer will submit to DSCC-VA data that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP}, V_{OLP}, V_{OLP}, and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	15

Each device manufacturer shall test product on the fixtures they currently use. When a new fixture is used, the device manufacturer shall inform DSCC-VA of this change and test the 5 devices on both the new and old test fixtures. The device manufacturer shall then submit to DSCC-VA data from testing on both fixtures that shall include all measured peak values for each device tested and detailed oscilloscope plots for each V_{OLP} , V_{OLV} , V_{OHP} , and V_{OHV} from one sample part per function. The plot shall contain the waveforms of both a switching output and the output under test.

- c. C_{IN} and C_{OUT} shall be measured only for initial qualification and after process or design changes which may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. For C_{IN} and C_{OUT} , test all applicable pins on five devices with zero failures.
- d. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgr (in accord) MIL-PRF-385	ance with
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)		1	1
Final electrical parameters (see 4.2)	<u>1/</u> 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 4, 7, 9	1, 4, 7, 9	1, 4, 7, 9

TABLE II.	Electrical test re	quirements.

<u>1</u>/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-92215
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-92215
		REVISION LEVEL E	SHEET 17

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-05-14

Approved sources of supply for SMD 5962-92215 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN 1/ Vendor CAGE number Vendor similar PIN 2/ 5962-9221501M2A 0C7V7 IDT54FCT273TLB 5962-9221501MRA 0C7V7 IDT54FCT273TDB 5962-9221501MSA 0C7V7 IDT54FCT273TEB 5962-9221502M2A 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221503MRA 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273AT 5962-9221504MRA 3/ 54FCT273AT 5962-9221505MRA 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506MRA 3/ 54FCT273CT			
5062-0221501MRA 0C7V7 IDT54FCT273TDB 5962-9221501MSA 0C7V7 IDT54FCT273TEB 5962-9221502M2A 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221503M2A 0C7V7 IDT54FCT273AT 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273ATB 5962-9221504MRA 3/ 54FCT273AT 5962-9221505MRA 0C7V7 IDT54FCT273AT 5962-9221505MRA 3/ 54FCT273AT 5962-9221505MRA 0C7V7 IDT54FCT273CTLB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506M2A 3/ 54FCT273CT	microcircuit drawing	CAGE	similar
5962-9221501MSA 0C7V7 IDT54FCT273TEB 5962-9221502M2A 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273ATB 5962-9221504M2A 3/ 54FCT273AT 5962-9221504MRA 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506M2A 3/ 54FCT273CT	5962-9221501M2A	0C7V7	IDT54FCT273TLB
5962-9221502M2A 3/ 54FCT273AT 5962-9221502MRA 3/ 54FCT273AT 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 01295 CY54FCT273ATLMB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273ATB 5962-9221504M2A 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506M2A 3/ 54FCT273CT	5962-9221501MRA	0C7V7	IDT54FCT273TDB
5962-9221502MRA 3/ 54FCT273AT 5962-9221503M2A 0C7V7 IDT54FCT273ATLB 01295 CY54FCT273ATLMB 5962-9221503MRA 0C7V7 IDT54FCT273ATLMB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273ATEB 5962-9221504M2A 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273AT 5962-9221505M2A 3/ 54FCT273AT 5962-9221505MRA 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506M2A 3/ 54FCT273CT	5962-9221501MSA	0C7V7	IDT54FCT273TEB
5962-9221503M2A 0C7V7 IDT54FCT273ATLB 5962-9221503MRA 0C7V7 IDT54FCT273ATLMB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 5962-9221503MSA 0C7V7 IDT54FCT273ATDMB 5962-9221503MSA 0C7V7 IDT54FCT273ATEB 5962-9221504M2A <u>3</u> / 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A <u>3</u> / 54FCT273CT	5962-9221502M2A	<u>3</u> /	54FCT273AT
01295 CY54FCT273ATLMB 5962-9221503MRA 0C7V7 IDT54FCT273ATDB 01295 CY54FCT273ATDMB 5962-9221503MSA 0C7V7 IDT54FCT273ATDMB 5962-9221503MSA 0C7V7 IDT54FCT273ATEB 5962-9221504M2A 3/ 54FCT273AT 5962-9221504MRA 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTB 5962-9221506M2A 3/ 54FCT273CT	5962-9221502MRA	<u>3</u> /	54FCT273AT
5962-9221503MRA 0C7V7 IDT54FCT273ATDB 01295 CY54FCT273ATDMB 5962-9221503MSA 0C7V7 IDT54FCT273ATEB 5962-9221504M2A <u>3</u> / 54FCT273AT 5962-9221504M2A <u>3</u> / 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A <u>3</u> / 54FCT273CT	5962-9221503M2A	0C7V7	IDT54FCT273ATLB
OCTVT IDTGTTCTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTTT		01295	CY54FCT273ATLMB
5962-9221503MSA 0C7V7 IDT54FCT273ATEB 5962-9221504M2A <u>3</u> / 54FCT273AT 5962-9221504MRA <u>3</u> / 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A <u>3</u> / 54FCT273CT	5962-9221503MRA	0C7V7	IDT54FCT273ATDB
5962-9221504M2A 3/ 54FCT273AT 5962-9221504MRA 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A 3/ 54FCT273CT		01295	CY54FCT273ATDMB
5962-9221504MRA 3/ 54FCT273AT 5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A 3/ 54FCT273CT	5962-9221503MSA	0C7V7	IDT54FCT273ATEB
5962-9221505M2A 0C7V7 IDT54FCT273CTLB 5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A 3/ 54FCT273CT	5962-9221504M2A	<u>3</u> /	54FCT273AT
5962-9221505MRA 0C7V7 IDT54FCT273CTDB 5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A <u>3</u> / 54FCT273CT	5962-9221504MRA	<u>3</u> /	54FCT273AT
5962-9221505MSA 0C7V7 IDT54FCT273CTEB 5962-9221506M2A 3/ 54FCT273CT	5962-9221505M2A	0C7V7	IDT54FCT273CTLB
5962-9221506M2A 3/ 54FCT273CT	5962-9221505MRA	0C7V7	IDT54FCT273CTDB
	5962-9221505MSA	0C7V7	IDT54FCT273CTEB
5962-9221506MRA <u>3</u> / 54FCT273CT	5962-9221506M2A	<u>3</u> /	54FCT273CT
	5962-9221506MRA	<u>3</u> /	54FCT273CT

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

DATE: 10-05-14

Vendor CAGE	Vendor name
number	and address
01295	Texas Instruments Inc. Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG