
									REVISIO	DNS										
LTR						DES	CRIPTI	ON							DATE -MO-D	Α)		APPR	ROVED	
Α		ite boile e funct			-PRF-38	8535 re	equirem	ents. C	Correct t	title to a	ccurate	ely refle	ect		5-04-06		Т	homas	M. He	SS
CURRENT THE ORIGI					THIS	DRA	WING	HAS	BEEN	I REP	LACE	ED.								
HE ORIGI					THIS	DRA	WING	HAS	BEEN	I REP	LACE	ED.								
HE ORIGI					THIS	DRA A	WING	HAS	BEEN	I REP	LACE	ED.	A	A						
HE ORIGI REV SHEET REV	NAL FI	RST	SHEE	T OF									A 27	A 28						
HE ORIGI REV SHEET	A 15	RST :	SHEE	T OF	A 19	A	A	A	A	A	A	A			A	A	A	A	A	A
HE ORIGI REV SHEET SHEET REV SHEET	A 15	RST :	SHEE	A 18	A 19	A	A 21	A 22	A 23	A 24	A 25	A 26	27	28	A 9	A 10	A 11	A 12	A 13	<i>A</i>
HE ORIGI REV SHEET REV SHEET REV STATUS OF SHEETS	A 15	RST :	SHEE	A 18 REV	A 19	A 20	A 21 A	A 22 A	A 23 A	A 24 A	A 25 A 5	A 26 A 6	27 A 7 SE SI	28 A 8 JPPL	9 Y CE	10	11 COL	12 .UMB	13	
HE ORIGI REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	A 15	A 16	A 17	A 18 REV SHE	A 19 ET PAREC	A 20 BY Greg	A 21 A 1	A 22 A 2	A 23 A	A 24 A	A 25 A 5	A 26 A 6	27 A 7 SE SU	28 A 8 JPPL BUS,	9 Y CE	10 NTER 0 432	11 R COL 218-39	12 .UMB	13	
CHE ORIGINAL CONTROL OF SHEETS PMIC N/A STA MICRO	A 15	A 16	A 17	A 18 REV SHEI	A 19 ET PAREC	A 20 BY Greg BY D. A. [A 21 A 1	A 22 A 2	A 23 A	A 24 A 4	A 25 A 5	A 26 A 6	27 A 7 SE SI DLUM http	28 A 8 JPPL BUS, ://ww	9 Y CE OHIC	NTER D 432 cc.dla	11 R COL 218-39 a.mil	12 .UMB .990	us AND	
HE ORIGI REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DR. THIS DRAWI FOR U DEPA	A 15 NDAI DCIRG AWIN NG IS A JSE BY ARTMEN	A 16 RD CUIT	A 17	A 18 REV SHE PRE	A 19 ET PARED	A 20 BY Greg BY D. A. E N. A.	A 21 A 1 A. Pitz	A 22 A 2	A 23 A	A 24 A 4 MIC PAF	A 25 A 5	A 26 A 6 EFEN:	27 A 7 SE SUDLUM http	28 A 8 JPPL BUS, ://ww	9 Y CE OHIC	NTER D 432 cc.dla	11 R COL 218-39 a.mil	12 .UMB .990	us AND	
CHE ORIGINAL CONTROL OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWN FOR U	A 15 NDAI OCIRO AWIN NG IS A JSE BY A RTMEN NCIES O	A 16 RD CUIT G VAILAR ALL TS DF THE	A 17	A 18 REV SHE PRE CHE APPI DRA	A 19 ET PARED	A 20 BY Greg BY D. A. E N. A.	A 21 A 1 A. Pitz DiCenzo	A 22 A 2	A 23 A	A 24 A 4 MIC PAF	A 25 A 5 DE	A 26 A 6 EFEN: CO	27 A 7 SE SUDLUM http	28 A 8 JPPL BUS, ://ww	9 Y CE OHIC	NTER D 432 cc.dla	11 R COL 218-39 a.mil	12 .UMB .990	us AND	

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	<u>Frequency</u>	Circuit function
01	Z8036A	6.0 MHz	Counter timer and parallel I/O unit
02	Z8036	4.0 MHz	Counter timer and parallel I/O unit

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Q	GDIP1-T40 or CDIP2-T40	40	Dual-in-line
Υ	CQCC1-N44	44	Square leadless chip carrier

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage range (V _{CC}) (referenced to ground)	-0.3 V dc to +7.0 V dc
Voltage on any pin (referenced to ground)	0.3 V dc to +7.0 V dc
Storage temperature range	65°C to +150°C
Maximum power dissipation (P _D) at -55°C	. 1.2 W
Lead temperature (soldering, 10 seconds)	. +270°C
Maximum junction temperature (T_J) at T_C = +125°C	. +148°C
Thermal resistance, junction-to-case (θ_{JC}):	
Cases Q and Y	. See MIL-STD-1835

1.4 Recommended operating conditions.

Supply voltage range (V _{CC})	+4.5 V dc minimum to +5.5 V dc maximum
Minimum high level input voltage (V _{IH})	2.2 V dc
Maximum low level input voltage (V _{IL})	0.8 V dc
Frequency of operation:	
Device type 01	0.5 to 6.0 MHz
Device type 02	
Case operating temperature range (T _C)	55°C to +125°C
Clock rise and fall times:	
Device type 01	10 ns maximum fall; 15 ns maximum rise
Device type 02	20 ns maximum

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http:

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Functional block diagram. The functional block diagram shall be as specified on figure 2.
 - 3.2.4 Timing waveforms. The timing waveforms shall be as specified on figures 3 (3a 3g).
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 3

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.
- 3.5.1 <u>Certification/compliance mark.</u> A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
 - 3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 SIZE 85517

REVISION LEVEL SHEET 4

Test	Symbol	Conditions	Device	Group A	L	imits	Unit
		$\begin{array}{c} V_{CC} = 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	type	subgroups	Min	Max	
High level input voltage	V _{IH}		All	1, 2, 3	2.2	V _{CC} + 0.3	٧
Low level input voltage	V _{IL}				-0.3 <u>1</u> /	0.8	
Low level output voltage	V _{OL}	I _{OL} = 2.0 mA				0.4	
High level output voltage	V _{OH}	I _{OH} = -250 μA	-		2.4		
Power supply current	I _{CC}	$V_{CC} = 5.5 \text{ V}$ $T_{C} = -55^{\circ}\text{C}$	All	1, 2, 3		200	mA
Output leakage current low	I _{LOL}	V _{IN} = 0.4 V	All	1, 2, 3	-10	+10	μА
Output leakage current high	I _{LOH}	V _{IN} = 2.4 V	-	-	-10	+10	
Input low current	I _{IL}	V _{IN} = 0.4 V	-	-	-10	+10	
Input high current	I _{IH}	V _{IN} = 2.4 V	-	-	-10	+10	
Maximum frequency	f _{MAX}		01	9, 10, 11	6.0		MHz
low output current 1/			02		4.0		
Input capacitance 2/	C _{IN}		All	4		10	pF
Output capacitance 2/	C _{OUT}					15	
Bidirectional capacitance 2/	C _{I/O}					20	

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	5

Test	Symbol	Conditions	Device	Group A	Lin	nits	Unit
		$\begin{split} V_{CC} = 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{split}$	type	subgroups	Min	Max	
AS low width	TwAS	Reference number 1.	01	9, 10, 11	50	2000	ns
		<u>3</u> / <u>4</u> / <u>5</u> /	02		70	2000	
Address to $\overline{AS} \uparrow setup$ time	TsA(AS)	Reference number 2.	01	9, 10, 11	10		ns
6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		30		
Address to $\overline{AS} \uparrow hold$ time	ThA(AS)	Reference number 3.	01	9, 10, 11	30		ns
6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		50		
Address to $\overline{\rm DS}\downarrow$ setup time	TsA(DS)	Reference number 4.	01	9, 10, 11	100		ns
2/ 6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		130		
CS0 to AS ↑ hold time	TsCS0(AS)	Reference number 5.	01	9, 10, 11	0		ns
2/ 6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		0		
CS0 to AS ↑ hold time	ThCS0(AS)	Reference number 6.	01	9, 10, 11	40 <u>2</u> /		ns
6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		60		
$\overline{AS} \uparrow to \ \overline{DS} \downarrow delay$	TdAS(DS)	Reference number 7.	01	9, 10, 11	55		ns
2/ 6/		<u>3</u> / <u>4</u> / <u>5</u> /	02		85		
CS1 to DS ↓ setup time	TsCS1(DS)	Reference number 8.	01	9, 10, 11	80 <u>2</u> /		ns
		<u>3</u> / <u>4</u> / <u>5</u> /	02		100		
R/W (Read) to $\overline{DS} \downarrow$ setup	TsRWR(DS)	Reference number 9.	01	9, 10, 11	80		ns
time		<u>3</u> / <u>4</u> / <u>5</u> /	02		100		
R/W (Write) to DS ↓ setup	TsRWW(DS)	Reference number 10.	01	9, 10, 11	0		ns
time 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		0		
DS low width	TwDS	Reference number 11.	01	9, 10, 11	250		ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		390		
Write data to DS ↓ setup	TsDW(DSf)	Reference number 12.	01	9, 10, 11	20		ns
time 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		30		
DS (Read) ↓ to address data	TdDS(DRV)	Reference number 13.	01	9, 10, 11	0		ns
bus driven 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		0		
DS ↓ to read data valid delay	TdDSf(DR)	Reference number 14.	01	9, 10, 11		180	ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02			250	
Write data to DS ↑ hold	ThDW(DS)	Reference number 15.	01	9, 10, 11	20		ns
time 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		30		
DS ↑ to read data not valid	TdDSr(DR)	Reference number 16.	01	9, 10, 11	0		ns
delay 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 6

	TABLE I. <u>El</u>	ectrical performance characteri	stics - Co	ontinued.			
Test	Symbol	$\label{eq:Conditions} \begin{split} V_{CC} &= 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}C &\leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{split}$	Device type	Group A subgroups	Lir Min	mits Max	Unit
DS ↑ to read data float	TdDS(DRz)	Reference number 17.	01	9, 10, 11		45	ns
delay 2/ 7/		<u>3</u> / <u>4</u> / <u>5</u> /	02			70	
R/\overline{W} to $\overline{DS} \uparrow$ hold time	ThRW(DS)	Reference number 18.	01	9, 10, 11	40		ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		55		
CS1 to DS ↑ hold time	ThCS1(DS)	Reference number 19.	01	9, 10, 11	40		ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		55		
DS ↑ to AS ↓ delay	TdDS(AS)	Reference number 20.	01	9, 10, 11	25		ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		50		
Valid access recovery time	TrC	Reference number 21.	01	9, 10, 11	650		ns
2/ 8/		<u>3</u> / <u>4</u> / <u>5</u> /	02		1000		
Pattern match to INT delay	TdPM(INT)	Reference number 22.	01	9, 10, 11		1 + 800	ns
(bit port) 2/ 9/		<u>3</u> / <u>4</u> / <u>5</u> /	02			1 + 800	
ACKIN to INT delay (port	TdACK(INT)	Reference number 23.	01	9, 10, 11		4 + 600	ns
with handshake) 2/ 9/ 10/		<u>3</u> / <u>4</u> / <u>5</u> /	02			4 + 600	
Counter input to INT delay	TdC1(INT)	Reference number 24.	01	9, 10, 11		1 + 700	ns
(counter mode) 2/ 9/		<u>3</u> / <u>4</u> / <u>5</u> /	02			1 + 700	
PCLK to INT delay	TdPC(INT)	Reference number 25.	01	9, 10, 11		1 + 700	ns
(timer mode) 2/ 9/		<u>3</u> / <u>4</u> / <u>5</u> /	02			1 + 700	
AS to INT delay	TdAS(INT)	Reference number 26.	01	9, 10, 11			ns
2/		<u>3</u> / <u>4</u> / <u>5</u> /	02			300	
INTACK to AS ↑ setup time	Ts1A(AS)	Reference number 27.	01	9, 10, 11	0 <u>2</u> /		ns
		<u>3</u> / <u>4</u> / <u>5</u> /	02		0		
INTACK to AS ↑ hold time	Th1A(AS)	Reference number 28.	01	9, 10, 11	250		ns
		<u>3</u> / <u>4</u> / <u>5</u> /	02		250		
AS ↑ to DS (acknowledge)	TsAS(DSA)	Reference number 29.	01	9, 10, 11	250		ns
setup time 2/ 11/		<u>3</u> / <u>4</u> / <u>5</u> /	02		350		
DS (acknowledge) ↓ to read	TdDSA(DR)	Reference number 30.	01	9, 10, 11		180	ns
data valid delay 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02	1		250	
DS (acknowledge) low	TwDSA	Reference number 31.	01	9, 10, 11	250		ns
width 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		390		
AS ↑ to IEO ↓ delay	TdAS(IEO)	Reference number 32.	01	9, 10, 11		250	ns
INTACK cycle 2/ 11/		<u>3</u> / <u>4</u> / <u>5</u> /	02]		350	
	1	I		i		<u> </u>	1

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 7

	TABLE I. <u>Ele</u>	ectrical performance characteri	stics - Co	ontinued.			
Test	Symbol	Conditions $V_{CC} = 5.0 \text{ V} \pm 10\%,$ $-55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C}$	Device type	Group A subgroups	Lin Min	nits Max	Unit
		unless otherwise specified					
IEI to IEO delay	TdIEI(IEO)	Reference number 33.	01	9, 10, 11		100	ns
2/ 11/		<u>3</u> / <u>4</u> / <u>5</u> /	02			150	
IEO to DS (acknowledge) ↓	TsIEI(DSA)	Reference number 34.	01	9, 10, 11	70		ns
setup time 2/ 11/		<u>3</u> / <u>4</u> / <u>5</u> /	02		100		<u> </u>
IEI to DS (acknowledge) ↑	ThIEI(DSA)	Reference number 35.	01	9, 10, 11	70		ns
hold time 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02		100		
$\overline{\rm DS}$ (acknowledge) to INT \uparrow	TdDSA(INT)	Reference number 36.	01	9, 10, 11		600	ns
delay 2/		<u>3</u> / <u>4</u> / <u>5</u> /	02			600	
 Data input to ACKIN ↓	TsDI(ACK)	Reference number 1.	01	9, 10, 11	0		ns
setup time 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
Data input to ACKIN ↓ hold	ThDI(ACK)	Reference number 2.	01	9, 10, 11			ns
time – strobed handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		500		
ACKIN ↓ to RFD ↓ delay	TdACKf(RFD)	Reference number 3.	01	9, 10, 11	0		ns
2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
ACKIN low width – strobed	TwACKI	Reference number 4.	01	9, 10, 11			ns
handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		250		
ACKIN high width – strobed	TwACKI	Reference number 5.	01	9, 10, 11			ns
handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		250		
RFD ↑ to ACKIN ↓ delay	TdRFDr(ACK)	Reference number 6.	01	9, 10, 11	0		ns
2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
Data out to DAV ↓ setup	TsDO(DAV)	Reference number 7.	01	9, 10, 11	20		ns
time 2/ 13/		<u>3</u> / <u>4</u> / <u>12</u> /	02		25		
DAV ↓ to ACKIN ↓ delay	TdDAVf(ACK)	Reference number 8.	01	9, 10, 11	0		ns
2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
Data out to ACKIN ↓ hold	ThDO(ACK)	Reference number 9.	01	9, 10, 11	1		ns
time 2/ 14/		<u>3</u> / <u>4</u> / <u>12</u> /	02		1		
ACKIN ↓ to DAV ↑ delay	TdACK(DAV)	Reference number 10.	01	9, 10, 11	1		ns
2/ 14/		<u>3</u> / <u>4</u> / <u>12</u> /	02		1		
Data input to RFD ↓	ThDI(RFD)	Reference number 11.	01	9, 10, 11	0		ns
hold time – interlocked handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 8

	TABLE I. Elect	rical performance characteris	stics - Co	ontinued.			
Test	Symbol	Conditions $V_{CC} = 5.0 \text{ V} \pm 10\%$,	Device type	Group A subgroups	Lin		Unit
		$-55^{\circ}\text{C} \le T_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified	977		Min	Max	
RFD ↓ to ACKIN ↑ delay	TdRFDf(ACK)	Reference number 12.	01	9, 10, 11	0		ns
interlocked handshake2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
ACKIN ↑ (DAV ↑) to RFD ↑	TdACKr(RFD)	Reference number 13.	01	9, 10, 11	0		ns
delay – interlocked and 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
$\overline{DAV} \uparrow to \ \overline{ACKIN} \uparrow (RFD \uparrow)$	TdDAVr(ACK)	Reference number 14.	01	9, 10, 11	0		ns
interlocked and 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
$\overline{ACKIN} \uparrow (RFD \uparrow) \text{ to } \overline{DAV} \downarrow$	TdACK(DAV)	Reference number 15.	01	9, 10, 11	0		ns
delay - interlocked and 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
$\overline{DAV}\downarrowto\;DAC\uparrowdelay$	TdDAVIf(DAC)	Reference number 16.	01	9, 10, 11	0		ns
input 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		
Data input to DAC ↑ hold	ThDI(DAC)	Reference number 17.	01	9, 10, 11	0		ns
time - 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		<u> </u>
DAC ↑ to DAV ↑ delay input - 3-wire handshake 2/	TdDACOr(DAV)	Reference number 18. 3/ 4/ 12/	01	9, 10, 11	0		ns
DAV ↑ to DAC ↓ delay	TdDA\/lr(DAC)	Reference number 19.	02	9, 10, 11	0		no
input 3-wire handshake 2/	TdDAVIr(DAC)	3/ 4/ 12/	02	9, 10, 11	0		ns
DAV ↓ to DAC ↑ delay	TdDAVOf(DAC)	Reference number 20.	01	9, 10, 11	0		ns
output 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02	-	0		
Data output to DAC ↑ hold	ThDO(DAC)	Reference number 21.	01	9, 10, 11	1		ns
time - 3-wire handshake 2/ 14/		<u>3</u> / <u>4</u> / <u>12</u> /	02]	1		
DAC ↑ to DAV ↑ delay output	TdDACIr(DAV)	Reference number 22.	01	9, 10, 11	1		ns
- 3-wire handshake 2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		1		
$\overline{DAV} \uparrow to \; DAC \downarrow delay$	TdDAVOr(DAC)	Reference number 23.	01	9, 10, 11	0		ns
output 3-wire handshake2/		<u>3</u> / <u>4</u> / <u>12</u> /	02		0		

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	9

Test	-,		Device	Group A	Lir	nits	Unit
		$V_{CC} = 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified}$	type	subgroups	Min	Max	
PCLK cycle time 15/	TcPC	Reference number 1.	01	9, 10, 11	165	4000	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02		250	4000	
PCLK high width 2/	TwPCh	Reference number 2.	01	9, 10, 11	70	2000	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02		105	2000	
PCLK low width	TwPCI	Reference number 3.	01	9, 10, 11	70	2000	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02		105	2000	
PCLK fall time	TfPC	Reference number 4.	01	9, 10, 11		10	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02			20 <u>2</u> /]
PCLK rise time 2/	TrPC	Reference number 5.	01	9, 10, 11		15	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02			20]
Counter input cycle time 2/	TcCl	Reference number 6.	01	9, 10, 11	330		ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02	1	500		
Counter input high width 2/	TCIh	Reference number 7.	01	9, 10, 11	150		ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02	1	230		
Counter input low width 2/	TwCII	Reference number 8.	01	9, 10, 11	150		ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02	1	230		
Counter input fall time 2/	TfCI	Reference number 9.	01	9, 10, 11		15	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02	1		20	
Counter input rise time 2/	TrCl	Reference number 10.	01	9, 10, 11		15	ns
		<u>3</u> / <u>4</u> / <u>16</u> /	02	1		20	
Trigger input to PCLK ↓	TsTI(PC)	Reference number 11.	01	9, 10, 11			ns
setup time (timer mode) 2/ 17/		<u>3</u> / <u>4</u> / <u>16</u> /	02		150		_
Trigger input to counter input ↓ setup time	TsTI(CI)	Reference number 12. 3/ 4/ 16/	01	9, 10, 11			ns
(counter mode) 2/ 17/			02		150		
Trigger input pulse width	TwTI	Reference number 13.	01	9, 10, 11			ns
(high or low) 2/		<u>3</u> / <u>4</u> / <u>16</u> /	02		200		
Gate input to PCLK ↓ setup	TsGI(PC)	Reference number 14.	01	9, 10, 11			ns
time (timer mode) 2/ 17/		<u>3</u> / <u>4</u> / <u>16</u> /	02		100		
Gate input to counter input ↓ setup time (counter mode)	TsGI(CI)	Reference number 15. 3/ 4/ 16/	01	9, 10, 11			ns
2/ 17/			02		100		

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		85517
		REVISION LEVEL A	SHEET 10

	TABLE I. Ele	ectrical performance characteri	stics - Co	ontinued.			
Test	Symbol	$\label{eq:Conditions} \begin{split} V_{CC} &= 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}C &\leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{split}$	Device type	Group A subgroups	Lir Min	nits Max	Unit
Gate input to PCLK ↓ hold	ThGI(PC)	Reference number 16.	01	9, 10, 11			ns
time (timer mode) 2/ 17/		<u>3</u> / <u>4</u> / <u>16</u> /	02		100		
Gate input to counter input $\mathop{\downarrow}$	ThGI(CI)	Reference number 17.	01	9, 10, 11			ns
hold time (counter mode) 2/ 17/		<u>3</u> / <u>4</u> / <u>16</u> /	02	-	100		
PCLK to counter output	TdPC(CO)	Reference number 18.	01	9, 10, 11			ns
delay (timer mode) 2/		<u>3</u> / <u>4</u> / <u>16</u> /	02			475	
Counter input to counter	TdCI(CO)	Reference number 19.	01	9, 10, 11			ns
output delay (counter mode) 2/		<u>3</u> / <u>4</u> / <u>16</u> /	02			475	
 DS ↓ to REQ ↓ delay	TdDS(REQ)	Reference number 1.	01	9, 10, 11			ns
2/	(<u>3</u> / <u>4</u> / <u>18</u> /	02			500	
 DS ↓ to WAIT ↓ delay	TdDS(WAIT)	Reference number 2.	01	9, 10, 11			ns
2/		<u>3</u> / <u>4</u> / <u>18</u> /	02			500	
PCLK ↓ to REQ ↑ delay	TdPC(REQ)	Reference number 3.	01	9, 10, 11			ns
2/		<u>3</u> / <u>4</u> / <u>18</u> /	02			300	
PCLK ↓ to WAIT ↑ delay	TdPC(WAIT)	Reference number 4.	01	9, 10, 11			ns
2/		<u>3</u> / <u>4</u> / <u>18</u> /	02			300	
ACKIN ↓ to REQ ↑ delay	TdACK(REQ)	Reference number 5.	01	9, 10, 11			ns
2/ 19/ 20/		<u>3</u> / <u>4</u> / <u>18</u> /	02			3 + 2 +1000	
ACKIN ↓ to WAIT ↑ delay	TdACK(WAIT)	Reference number 6.	01	9, 10, 11			ns
2/ 21/		<u>3</u> / <u>4</u> / <u>18</u> /	02			10 + 600	
Delay from DS ↑ to AS ↓ for	TdDSQ(AS)	Reference number 1.	01	9, 10, 11	15		ns
no reset 2/		<u>3</u> / <u>4</u> / <u>22</u> /	02	-, -,	40		1
Delay from AS ↑ to DS ↓ for	TdASQ(DS)	Reference number 2.	01	9, 10, 11	30		ns
no reset 2/		<u>3</u> / <u>4</u> / <u>22</u> /	02	1	50		1
Minimum width of AS and	TdDSQ(AS)	Reference number 3.	01	9, 10, 11	170		ns
DS both low for reset 23/		<u>3</u> / <u>4</u> / <u>22</u> /	02		250		

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	11

	TABLE I. <u>El</u>	ectrical performance characteri	stics - Co	ontinued.			
Test	Symbol	Conditions	Device	Group A	Lir	nits	Unit
		$\begin{split} V_{CC} &= 5.0 \text{ V} \pm 10\%, \\ -55^{\circ}C &\leq T_{C} \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{split}$	type	subgroups	Min	Max	
Any input rise time 2/	Trl	Reference number 1.	01	9, 10, 11		100	ns
		<u>3</u> / <u>4</u> / <u>24</u> /	02			100	
Any input fall time 2/	Tfl	Reference number 2.	01	9, 10, 11		100	ns
		<u>3</u> / <u>4</u> / <u>24</u> /	02			100	
1's catcher high width	Tw1's	Reference number 3.	01	9, 10, 11	170		ns
2/ 25/		<u>3</u> / <u>4</u> / <u>24</u> /	02		250		
Pattern match input valid	TwPM	Reference number 4.	01	9, 10, 11	500		ns
(bit port) 2/		<u>3</u> / <u>4</u> / <u>24</u> /	02		750		
Data latched on pattern	TsPMD	Reference number 5.	01	9, 10, 11	0		ns
match setup time(bit port) 2/		<u>3</u> / <u>4</u> / <u>24</u> /	02		0		
Data latched on pattern	ThPMD	Reference number 6.	01	9, 10, 11	650		ns
match hold time (bit port) 2/		<u>3</u> / <u>4</u> / <u>24</u> /	02		1000		
 I/O ↑ to RFD/DAV high delay	TdlOr(DAV)	Reference number 1.	01	9, 10, 11		500	ns
2/		<u>3</u> / <u>4</u> / <u>26</u> /	02			500	
I/O ↑ to data float delay	TdIOr(DRZ)	Reference number 2.	01	9, 10, 11		500	ns
2/		<u>3</u> / <u>4</u> / <u>26</u> /	02			500	
I/O ↑ to ACKIN ↓ delay	TdIOr(ACK)	Reference number 3.	01	9, 10, 11			ns
27/		<u>3</u> / <u>4</u> / <u>26</u> /	02				
I/O ↓ to RFD/DAV high delay	TdIOf(RFD)	Reference number 4.	01	9, 10, 11		500	ns
2/		<u>3</u> / <u>4</u> / <u>26</u> /	02			500	
I/O ↓ to RFD/DAV ↓ delay	TdIOf(DAV)	Reference number 5.	01	9, 10, 11	3		ns
2/ 28/		<u>3</u> / <u>4</u> / <u>26</u> /	02		3		
I/O ↓ to data bus driven	TdDO(IO)	Reference number 6.	01	9, 10, 11	2		ns
2/ 28/		<u>3</u> / <u>4</u> / <u>26</u> /	02		2		

See footnotes on next sheet.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	12

TABLE I. Electrical performance characteristics - Continued.

- 1/ Guaranteed by characterization/design.
- 2/ Guaranteed if not tested.
- 3/ The reference number refers to the parameter being measured on figures 3.
- 4/ $C_L = 50 \text{ pF} \pm 10\%$ unless otherwise specified.
- 5/ See figure 3a.
- 6/ Parameter does not apply to Interrupt Acknowledge transactions.
- 7/ Float delay is measured to the time when the output has changed 0.5 V with minimum ac load and maximum dc load.
- 8/ This is the delay from \overline{DS} ↑ of one CIO access to \overline{DS} ↓ of another CIO access.
- 9/ Units equal to AS cycle + ns.
- 10/ The delay is from DAV ↓ for 3-wire input handshake. The delay is from DAC ↑ for 3-wire output handshake. One additional AS cycle is required for ports in the single buffered mode.
- 11/ The parameters for the devices in any particular daisy chain must meet the following constraint: The delay from AS ↑ to DS ↓ must be greater than the sum of TdAS(IEO) for the highest priority peripheral, TsIEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.
- 12/ See figure 3b.
- 13/ This time can be extended through the use of the deskew timers.
- 14/ Units equal to AS cycle.
- 15/ PCLK is only used with the counter/timers (in timer mode), the deskew timers, and the REQUEST/WAIT logic. If these functions are not used, the PCLK input can be held low.
- <u>16</u>/ See figure 3c.
- 17/ These parameters must be met to guarantee the trigger or gate is valid for the next counter/timer cycle.
- 18/ See figure 3d.
- 19/ The delay is from DAV ↓ for the 3-wire input handshake. The delay is from DAC ↑ for the 3-wire output handshake.
- 20/ Units equal to AS cycles + PCLK cycles + ns.
- 21/ Units equal to PCLK cycles + ns.
- 22/ See figure 3e.
- 23/ Internal circuitry allows for the reset provided by the Z8 (DS held low while AS pulses) to be sufficient.
- 24/ See figure 3f.
- 25/ If the input is programmed inverting, a low-going pulse of the same width will be detected.
- 26/ See figure 3g.
- 27/ Minimum delay is four AS cycles or one AS cycle after the corresponding IP is cleared, whichever is longer.
- 28/ Units equal to AS cycles.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		85517
		REVISION LEVEL A	SHEET 13

Device types:	01 and 02			
Case outline:		Q		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	
1	AD ₄	21	PC ₂	
2	AD ₅	22	PC ₃	
3	AD ₆	23	+5 V	
4	AD ₇	24	ĪNT	
5	DS	25	INTACK	
6	R/W	26	PA ₇	
7	GND	27	PA ₆	
8	PB ₀	28	PA ₅	
9	PB ₁	29	PA ₄	
10	PB ₂	30	PA ₃	
11	PB ₃	31	PA ₂	
12	PB ₄	32	PA ₁	
13	PB ₅	33	PA ₀	
14	PB ₆	34	ĀS	
15	PB ₇	35	CS ₁	
16	PCLK	36	CS ₀	
17	IEI	37	AD_0	
18	IEO	38	AD ₁	
19	PC₄	39	AD ₂	
20	PC ₁	40	AD ₃	
-				

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 14

Device types:	01 and 02			
Case outline:		Υ		
Terminal number	Terminal name	Terminal number	Terminal name	
1	AD_4	23	PC ₂	
2	AD ₅	24	PC ₃	
3	AD ₆	25	+5 V	
4	AD ₇	26	INT	
5	DS	27	INTACK	
6	NC	28	NC	
7	R/W	29	NC	
8	NC	30	PA ₇	
9	GND	31	PA ₆	
10	PB ₀	32	PA ₅	
11	PB ₁	33	PA ₄	
12	PB ₂	34	PA ₃	
13	PB ₃	35	PA ₂	
14	PB ₄	36	PA ₁	
15	PB ₅	37	PA ₀	
16	PB ₆	38	ĀS	
17	PB ₇	39	cs	
18	PCLK	40	CS ₀	
19	IEI	41	AD_0	
20	IEO	42	AD ₁	
21	PC ₀	43	AD ₂	
22	PC ₁	44	AD ₃	

NC = No connection

FIGURE 1. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 15

DEVICE TYPES 01 AND 02




FIGURE 2. Functional block diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 16

CPU INTERFACE TIMING ĀS (20) \overline{cs}_0 cs_1 8 − R/W READ (18) 9 R/W WRITE - (10)21 _ DS 3 2 ADDRESS VALID ADDRESS (12) CIO WRITE DATA VALID AD₀-AD₇ (17) [18] CIO READ DATA VALID

FIGURE 3a. Timing waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	17

INTERRUPT TIMING




FIGURE 3a. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	18

INTERRUPT ACKNOWLEDGE TIMING





FIGURE 3a. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	19

STROBED HANDSHAKE







FIGURE 3b. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 20

INTERLOCK HANDSHAKE







FIGURE 3b. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 21

3-WIRE HANDSHAKE






FIGURE 3b. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 22




FIGURE 3c. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	23




FIGURE 3d. <u>Timing waveforms</u> - Continued.




FIGURE 3e. <u>Timing waveforms</u> - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		85517
		REVISION LEVEL A	SHEET 24

ANY INPUT 1's CATCHER INPUT PATTERN MATCH PATTERN MATCHES DATA TO BE LATCHED TO

FIGURE 3f. Timing waveforms - Continued.

PATTERN MATCH




FIGURE 3g. Timing waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		85517
		REVISION LEVEL A	SHEET 25

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 9
Group A test requirements (method 5005)	1, 2, 3, 7, 8, 9, 10, 11**
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

^{*} PDA applies to subgroup 1.

- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 7 functional test shall include verification of the instruction set.

STANDARD MICROCIRCUIT DRAWING	SIZE A		85517
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 26

^{**} Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD		
MICROCIRCUIT DRAWING		
EENISE SLIDDI V CENTED COLLIMBLE		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		85517
	REVISION LEVEL A	SHEET 27

6.7 Terms and definitions. The terms and definitions for this device shall be as follows: Z-Bus address/data lines (bidirectional/3-state). These multiplexed address/data lines are used for transfers AD_0-AD_7 between the CPU and the device specifications. AS* Address strobe (input, active low). Addresses, $\overline{\text{INTACK}}$, and $\overline{\text{CS}}_0$ are sampled while $\overline{\text{AS}}$ is low. \overline{CS}_0 , CS_1 Chip select 0 (input, active low) and chip select 1 (input, active high). \overline{CS}_0 and CS_1 must be low and high, respectively, in order to select a device. \overline{CS}_0 is latched by \overline{AS} . DS* Data strobe (input, active low). DS provides timing for the transfer of data into or out of the device specified herein. ΙΕΙ Interrupt enable in (input, active high). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A high IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt. **IEO** Interrupt enable out (output, active high). IEO is high only if IEI is high and the CPU is not servicing an interrupt from the requesting device or is not requesting an interrupt (interrupt acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices. INT Interrupt request (output, open-drain, active low). This signal is pulled low when the device requests an interrupt. INTACK Interrupt acknowledge (input, active low). This signal indicates to the device that an interrupt acknowledge cycle is in progress. INTACK is sampled while AS is low. Port A I/O lines (bidirectional, 3-state, or open drain). These eight I/O lines transfer information between the PA₀-PA₇ device's port A and external devices. Port B I/O lines (bidirectional, 3-state, or open drain). These eight I/O lines transfer information between the PB₀-PB₇ device's port B and external devices. May also be used to provide external access to counter/timers 1 and 2. Port C I/O lines (bidirectional, 3-state, or open drain). These four I/O lines are used to provide handshake, PC₀-PC₃ WAIT, and REQUEST lines for ports A and B, or to provide external access to counter/timer 3 or access to the device's port C. Peripheral clock (input, TTL-compatible). This is a peripheral clock that may be, but is not necessarily, the CPU **PCLK** clock. It is used with the timers and the REQUEST/WAIT logic. R/W Read/write (input). RW indicates that the CPU is reading from (high) and writing to (low) the device.. When \overline{AS} and \overline{DS} are detected low at the same time (normally an illegal condition), the device is reset. SIZE STANDARD 85517

Α

REVISION LEVEL

Α

SHEET

28

MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 05-04-06

Approved sources of supply for SMD 85517 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
8551701QA	0C7V7	Z8036ACMB
8551701YA	0C7V7	Z8036ALMB
8551702QA	0C7V7	Z8036CMB
8551702YA	0C7V7	Z8036LMB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE
numberVendor name
and address

0C7V7

QP semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Phase Locked Loops - PLL category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

ADF4152HVBCPZ-RL7 HMC440QS16GTR LC72135MA-Q-AE SL28EB725ALI HMC699LP5ETR HMC700LP4TR LC7185-8750-E

MB15E07SLPFV1-G-BND-6E1 XRT8001ID-F ATA8404C-6DQY-66 PI6C2409-1HWE ATA8405C-6DQY-66 MAX2870ETJ+T

PI6C2409-1HWEX HMC764LP6CETR HMC767LP6CETR HMC820LP6CETR HMC828LP6CETR HMC834LP6GETR ispPAC
CLK5410D-01SN64C SI4113-D-GM 82V3002APVG PI6C2405A-1WE CY22050KFI CY25200KFZXC CY29973AXI CY2XP22ZXI

W232ZXC-10 CDCE937QPWRQ1 CY2077FZXI CY2546FC CYISM560BSXC LMX2430TMX/NOPB HMC837LP6CETR

HMC831LP6CETR ATA8404C-6DQY-66 ADF4155BCPZ-RL7 MB15E07SRPFT-G-BNDE1 NB3N5573DTG MAX2660EUT+T SI4123
D-GT SI4112-D-GM NB4N441MNR2G 9DB433AGILFT ADF4116BRUZ-REEL7 ADF4153ABCPZ MAX2682EUT+T Si5376B-A-GL

SI5347A-A-GM SI4123-D-GM