MIL-M-38510/9E <u>8 February 2005</u> SUPERSEDING MIL-M-38510/9D 4 June 1980 MIL-M-0038510/9B 15 October 1973

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR TTL, SHIFT REGISTERS, MONOLITHIC SILICON

Inactive for new design after 7 September 1995.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

- 1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, TTL, shift register microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).
 - 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535 and as specified herein.
 - 1.2.1 <u>Device types.</u> The device types are as follows:

Device type	<u>Circuit</u>
01	4 bit right shift, left shift register
02	5 bit shift register
03	8 bit parallel out serial shift register
04	8 bit parallel load shift register
05	4 bit bidirectional shift register
06	4 bit parallel access shift register

- 1.2.2 Device class. The device class is the product assurance level as defined in MIL-PRF-38535.
- 1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Α	GDFP5-F14 or CDFP6-F14	14	Flat pack
В	GDFP4-14	14	Flat pack
С	GDIP1-T14 or CDIP2-T14	14	Dual-in-line
D	GDFP1-F14 or CDFP2-F14	14	Flat pack
E	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat-pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

AMSC N/A FSC 5962

1.3 Absolute maximum ratings.

Supply voltage range (V _{CC})	
Input voltage range	
Storage temperature range	-65°C to +150°C
Maximum power dissipation per register, P _D <u>1</u> /	
Device type 01	
Device type 02	400 mW dc
Device type 03	322 mW dc
Device type 04	372 mW dc
Device type 05	360 mW dc
Device type 06	372 mW dc
Lead temperature (soldering 10 seconds)	300°C
Thermal resistance, junction-to-case (θ _{JC})	(See MIL-STD-1835)
Junction temperature (T _J) <u>2</u> /	175°C
1.4 Recommended operating conditions.	
Supply voltage (V _{CC})	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage	
Maximum low level input voltage	
Case operating temperature range (T _C)	
Fan out	
Device types 01, 02, 04, 05, and 06	
High logic level	20
Low logic level	10
Device type 03	
High logic level	
Low logic level	5
Device type 01	
Low level setup time at mode control	
with respect to clock 1 input	35 ns minimum
High level setup time at mode control	
with respect to clock 2 input	35 ns minimum
Low level setup time at mode control	
with respect to clock 2 input	10 ns minimum
High level setup time at mode control	
with respect to clock 1 input	
Width of clock pulse	
Setup time required at serial A, B, C, D inputs	20 ns minimum
Hold time required at serial A, B, C, D inputs	5 ns minimum
Device type 02	
Minimum clock pulse width	
Minimum clear pulse width	
Minimum preset pulse width	
Serial input setup time	
Serial input hold time	0 ns minimum
Device type 03	
Minimum clock pulse width	
Minimum clear pulse width	
Serial setup time	
Serial hold time	10 ns maximum

^{1/} Must withstand the added P_D due to short circuit condition (e.g. I_{OS}) at one output for 5 seconds duration.

2/ Maximum junction temperature should not be exceeded except in accordance with allowable short duration burn-in screening condition in accordance with MIL-PRF-38535.

Device type 04	
Width of clock input pulse 2	20 ns minimum
Width of load input pulse 2	25 ns minimum
Clock enable setup time	30 ns minimum
Parallel input setup time 1	0 ns minimum
Serial input setup time	35 ns minimum
Shift setup time4	
Hold time at serial input 0	ns maximum)
Hold time at parallel input	
Device type 05	
Width of clock input pulse 2	20 ns minimum
Width of clear input pulse	20 ns minimum
Data input setup time	20 ns minimum
Clear input setup time	25 ns minimum
Hold time at any input 7	' ns minimum
Mode control setup time	30 ns minimum
Device type 06	
Width of clock input pulse 1	6 ns minimum
Width of clear input pulse 1	2 ns minimum
Shift load input setup time	32 ns minimum
Data input setup time	
Clear input setup time 2	25 ns minimum
Shift load release time 1	0 ns maximum
Data hold time 0) ns minimum

2.0 APPLICABLE DOCUMENT

2.1 <u>General.</u> The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications and standards.</u> The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard for Microelectronics.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).
- 3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.
 - 3.3.1 <u>Terminal connections.</u> The terminal connections shall be as specified on figure 1.
 - 3.3.2 Truth tables and timing diagrams. The truth tables and timing diagrams shall be as specified on figure 2.
 - 3.3.3 Logic diagrams. The logic diagrams shall be as specified on figure 3.
- 3.3.4 <u>Schematic circuit.</u> The schematic circuit shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.
 - 3.3.5 Case outlines. Case outlines shall be as specified in 1.2.3.
 - 3.4 Lead material and finish. Lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).
- 3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table 1 and apply over the full recommended case operating temperature range, unless otherwise specified.
- 3.6 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.
 - 3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.
- 3.8 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 5 (see MIL-PRF-38535, appendix A).

4. VERIFICATION

- 4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.
- 4.2 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:
 - a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
 - c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

TABLE I. <u>Electrical performance characteristics</u>.

		Conditions	Device		Limits	
Test	Symbol	-55°C ≤ T _C ≤ +125°C	type	Min	Max	Unit
		unless otherwise specified				
High-level	V_{OH}	$V_{CC} = 4.5 \text{ V}, V_{IN} = 2.0 \text{ V},$	02, 03	2.4		V
output voltage		I _{OH} = -400 μA				
		$V_{CC} = 4.5 \text{ V}, V_{IN} = 2.0 \text{ V},$	01, 04	2.4		V
		Ι _{ΟΗ} = -800 μΑ	05, 06			
Low-level	V_{OL}	$V_{CC} = 4.5 \text{ V}, I_{OL} = 16 \text{ mA},$	01, 02, 04		0.4	V
output voltage		V _{IN} = 0.8 V	05, 06			
		$V_{CC} = 4.5 \text{ V}, V_{IN} = 0.8 \text{ V},$	03		0.4	V
		I _{OL} = 8 mA				
High level input voltage	V _{IH}	V _{CC} = 4.5 V	All	2.0		V
Low level input voltage	V _{IL}	V _{CC} = 4.5 V	All		0.8	V
Input clamp voltage	V _{IC}	V _{CC} = 4.5 V, I _{IN} = -12 mA,	All		-1.5	V
		T _C = 25° C				
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	01		40	μΑ
at any input except mode control	I _{IH2}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V}$	01		100	μА
High level input current	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	01		80	μΑ
at mode control	I _{IH4}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	01		200	μΑ
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	02		40	μΑ
at any input except preset	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	02		100	μА
High level input current	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	02		200	μА
at preset	I _{IH4}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	02		500	μA
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	03		40	μA
at any input except clear	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	03		100	μА
High level input current	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	03		80	μА
at clear	I _{IH4}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	03		200	μA
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	04		40	μ A
other than load input	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	04		100	μ A
High level input current	I _{IH3}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	04		120	μA
load input	I _{IH4}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	04		300	μA
High level input current	I _{IH1}	V _{CC} = 5.5 V, V _{IN} = 2.4 V	05, 06		40	μA
	I _{IH2}	V _{CC} = 5.5 V, V _{IN} = 5.5 V	05, 06		100	μA
Low level input current at any input except	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	01	-0.4	-1.6	mA
mode control						

TABLE I. <u>Electrical performance characteristics - Continued.</u>

Test	Symbol	$Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ unless otherwise specified$	Device type		Limits	
Low level input current at mode control	I _{IL2}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	01	-0.8	-3.2	mA
Low level input current at any input except preset	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	02	-0.7	-1.6	mA
Low level input current at preset	I _{IL2}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	02	-3.0	-8.0	mA
Low level input current at any input except clear	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	03	-0.4	-1.6	mA
Low level input current at clear	I _{IL2}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	03	-0.7	-2.6	mA
Low level input current load input	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	04	-1.2	-3.9	mA
Low level input current other than clock and load input	I _{IL2}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	04	-0.4	-1.3	mA
Low level input current clock input	I _{IL3}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	04	-0.4	-1.6	mA
Low level input current other than S0, S1 and clock input	I _{IL1}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	05	-0.4	-1.3	mA
Low level input current S0 and S1 input	I _{IL2}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	05	-0.4	-1.6	mA
Low level input current clock input	I _{IL3}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	05	-0.7	-1.6	mA
Low level input current at clear input	I _{IL1}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	06	-0.4	-1.3	mA
Low level input current other than clear and clock inputs	I _{IL2}	$V_{CC} = 5.5 \text{ V}, V_{IN} = 0.4 \text{ V}$	06	-0.4	-1.6	mA
Low level input current at clock input	I _{IL3}	V _{CC} = 5.5 V, V _{IN} = 0.4 V	06	-0.7	-1.6	mA
Short-circuit output	Ios	V _{CC} = 5.5 V <u>1</u> /	01	-18	-57	mA
current			02, 05, 06	-20	-57	
			03	-10	-27.5	
			04	-20	-55	

TABLE I. <u>Electrical performance characteristics - Continued.</u>

Test	Symbol	$Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ unless otherwise specified$	Device type		Limits	
Supply current	Icc	V _{CC} = 5.5 V <u>2</u> /	01		72	mA
			02		68	
			04, 05, 06		63	
Supply current	I _{CC1}	$V_{CC} = 5.5 \text{ V}, V_{IN(CLOCK)} = 0.4 \text{ V}$ 2/	03		44	mA
	I _{CC2}	$V_{CC} = 5.5 \text{ V}, V_{IN(CLOCK)} = 2.4 \text{ V}$	03		54	mA
Maximum shift frequency	f _{MAX}	V_{CC} = 5.0 V, C_L = 50 pF ±10% R_L = 400 Ω ±5%	01	16		MHz
Propagation delay time, low to high level from clock 1 or clock 2 to outputs	t _{PLH}	(See figure 4)		10	42	ns
Propagation delay time, high to low level from clock 1 or clock 2 to outputs	t _{PHL}			10	49	ns
Maximum clock frequency	f _{MAX}	V_{CC} = 5.0 V, C_L = 50 pF ±10% R_L = 400 Ω ±5%	02	7		MHz
Propagation delay time, low to high level from clock to output	t _{PLH1}	(See figure 5)		8	56	ns
Propagation delay time, high to low level from clock to output	t _{PHL1}			8	56	ns
Propagation delay time, low to high level from preset to output	t _{PLH2}			8	59	ns
Propagation delay time, high to low level from clear to output	t _{PHL3}			8	77	ns
Maximum clock frequency	f _{MAX}	V_{CC} = 5.0 V, C_L = 50 pF ±10% R_L = 800 Ω ±5%	03	18		MHz
Propagation delay time, high to low level, clear input to Q outputs	t _{PHL1}	(See figure 6)		12	63	ns
Propagation delay time, high to low level, clock input to Q outputs	t _{PHL2}			10	52	ns
Propagation delay time, low to high level, clock input to Q outputs	t _{PLH2}			10	42	ns

TABLE I. <u>Electrical performance characteristics - Continued.</u>

Test	Symbol	Conditions $ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C $ unless otherwise specified	Device type		Limits	
Maximum clock frequency	f _{MAX}	V_{CC} = 5.0 V, C_L = 50 pF ±10% R_L = 400 Ω ±5%	04	14		MHz
Propagation delay time, low to high level, load input to any output	t _{PLH1}	(See figure 7)		10	40	ns
Propagation delay time, high to low level, load input to any output	t _{PHL1}			11	60	ns
Propagation delay time, low to high level, clock input to any output	t _{PLH2}			6	37	ns
Propagation delay time, high to low level, clock input to any output	t _{PHL2}			10	47	ns
Propagation delay time, low to high level, H input to Q _H output	t _{PLH3}			5	27	ns
Propagation delay time, high to low level, H input to Q _H output	t _{PHL3}			11	54	ns
Propagation delay time, low to high level, H input to QH output	t _{PLH4}			10	41	ns
Propagation delay time, high to low level, H input to QH output	t _{PHL4}			10	41	ns
Maximum clock frequency	f _{MAX}	V_{CC} = 5.0 V, C_L = 50 pF ±10% R_L = 400 Ω ±5%	05	18		MHz
Propagation delay time, high to low level, output from clear	t _{PHL1}	(See figure 8)		7	48	ns
Propagation delay time, low to high level output from clock	t _{PLH2}			7	36	ns
Propagation delay time, high to low level output from clock	t _{PHL2}			7	44	ns

TABLE I. <u>Electrical performance characteristics - Continued.</u>

Test	Symbol	$\label{eq:conditions} Conditions \\ -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ unless otherwise specified$	Device type		Limits	
Maximum clock frequency	f _{MAX}	$V_{CC} = 5.0 \text{ V}, C_L = 50 \text{ pF} \pm 10\%$ $R_L = 400 \Omega \pm 5\%$	06	24		MHz
Propagation delay time, high to low level output from clear	t _{PHL1}	(See figure 9)		7	34	ns
Propagation delay time, high to low level output from clock	t _{PLH2}			7	28	ns
Propagation delay time, low to high level output from clock	t _{PHL2}			7	34	ns

- $\underline{1}'$ Not more than one output should be shorted at a time. $\underline{2}'$ Device type:
- - 01 With the outputs open, mode control at 4.5 V, clock pulse applied to both clock inputs, I_{CC} is measured immediately after the application of the clock pulse.
 - 02 With the outputs open, presets at 4.5 V, I_{CC} is measured with the clock at ground and again with the clock at 4.5 V.
 - 03 I_{CC} is measured with outputs open, serial inputs grounded, and a momentary ground, then 4.5 V
 - 04 With the outputs open, serial at ground, clock, clock inhibit, and parallel inputs at 4.5 V, I_{CC} is measured by applying momentary ground, then 4.5 V to shift load prior to measurement.
 - 05 With all outputs open, inputs A thru D grounded, 5.5. V applied to S0, S1, clear, and the serial inputs, I_{CC} is tested by applying clock pulse.
 - 06 With the outputs open, clear at 5.5 V, shift load, J, \overline{K} , and data inputs grounded, I_{CC} is measured by applying clock pulse.

TABLE II. Electrical test requirements.

	Subgroups (s	ee table III)
MIL-PRF-38535 Test requirement	Class S Devices	Class B Devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8 9, 10, 11
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3 7, 9
Group C end point electrical parameters	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3
Group D end point electrical parameters	1, 2, 3	1, 2, 3

^{*}PDA applies to subgroup 1 (see 4.3c.).

- 4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.
- 4.4 <u>Technology Conformance Inspection (TCI).</u> Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 <u>Group A inspection.</u> Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5 and 6 shall be omitted.
 - 4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:
 - a. End point electrical parameters shall be as specified in table II herein.
 - b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- 4.4.4 <u>Group D inspection.</u> Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.
 - 4.5 Methods inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.




Figure 1. Terminal connections.

DEVICE TYPE 05 CASES E AND F OUTPUT VCC QA OD CLOCK SI SO Q_B Q_C 16 15 14 13 12 11 10 9 Q_C QD CLOCK SI CLEAR S0 В С D 2 3 4 5 6 7 8 1 | CLEAR SHIFT, A SHIFT GND RIGHT SERIAL INPUT LEFT PARALLEL SERIAL INPUTS

INPUT




Figure 1. <u>Terminal connections</u> - Continued.

	INPUTS										
MODE	CLO	CKS	SERIAL		PARA	LLEL		Q_A	Q_{B}	Q_{C}	Q_D
CONTROL	2 (L)	1(R)		Α	В	С	D				
Н	Η	Χ	Х	Χ	Χ	Χ	Χ	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
Н	\downarrow	Х	X	а	b	С	d	а	b	С	d
Н	\rightarrow	Х	Х	Q _B [†]	Q_C^{\dagger}	Q_D^{\dagger}	d	Q _{Bn}	Q _{Cn}	Q _{Dn}	d
L	L	Н	Х	Χ	Χ	Χ	Χ	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}
L	Χ	\downarrow	Н	Х	Х	Х	Χ	Н	Q_{An}	Q_{Bn}	Q _{Cn}
L	X	\downarrow	L	X	X	Х	Х	L	Q _{An}	Q_{Bn}	Q _{Cn}
↑	L	L	X	X	X	Х	X	Q _{A0}	Q _{B0}	Q_{C0}	Q _{D0}
\downarrow	L	L	X	Х	Х	Х	Х	Q _{A0}	Q _{B0}	Q_{C0}	Q _{D0}
\downarrow	L	Н	X	Х	Х	Х	Χ	Q _{A0}	Q_{B0}	Q_{C0}	Q_{D0}
↑	Ι	L	X	X	X	Х	Х	Q _{A0}	Q _{B0}	Q_{C0}	Q _{D0}
↑	Н	Н	Х	Х	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}

[†] = Shifting left requires external connection of Q_B to A, Q_C to B, and Q_D to C. Serial data is entered at input D.

	INPUTS									0	UTPU	ΓS	
CLEAR	PRESET		Р	RESE	ΞT		CLOCK	SERIAL	Q_A	Q_{B}	Q_{C}	Q_D	QE
	ENABLE	Α	В	С	D	Е							
L	L	Х	Χ	Х	Х	Х	Х	Х	L	L	L	L	L
L	Х	L	L	L	L	L	Х	Х	L	L	L	L	L
Н	Н	Ι	Η	Ι	Н	Ι	Х	Х	Н	Η	Ι	Н	Н
Н	Н	Ш	Ш	Ш	L	Ш	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}	Q _{E0}
Н	Н	Ι	Ш	Ι	L	Ι	L	X	Н	Q _{B0}	Ι	Q_{D0}	Н
Н	L	X	Χ	Χ	Х	Χ	L	X	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}	Q _{E0}
Н	L	X	Χ	Χ	Χ	Χ	↑	Н	Н	Q _{An}	Q_{Bn}	Q _{Cn}	Q _{Dn}
Н	L	Χ	Χ	Χ	Χ	Χ	↑	L	Ĺ	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}

H = high level (steady state), L = low level (steady state),

Figure 2. Truth tables and timing diagrams.

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

 $[\]downarrow$ = transition from high to low level, \uparrow = transition from low to high level

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C or Q_D respectively, before the indicated steady state input conditions were established.

Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn} = the level of Q_A, Q_B, Q_C or Q_D respectively, before the most recent ↓ transition of the clock.

X = irrelevant (any input including transitions), $\uparrow = \text{transition}$ from low to high level

 Q_{A0} , Q_{B0} , etc. = the level of Q_A , Q_B , etc. respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , etc. = the level of Q_A , Q_B , etc. respectively, before the most recent \uparrow transition of the clock.

	INPUT	OUTPUTS				
CLEAR	CLOCK	Α	В	Q_A	Q _B	.Q _H
L	Х	Х	Х	L	L	L
Н	L	X	Х	Q_{A0}	Q_{B0}	Q _{H0}
Н	↑	Н	Н	Н	Q_{An}	Q_{Gn}
Н	↑	L	Х	L	Q _{An}	Q_{Gn}
Н	↑	Х	L	L	Q _{An}	Q_{Gn}

H = high level (steady state), L = low level (steady state),

		INTE	RNAI				
SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUTPUTS		OUTPUT
LOAD	INHIBIT			A H	Q_A	Q_B	Q_H
L	Х	Х	Х	a h	а	b	h
Н	L	L	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}
Н	L	↑	Н	Х	Н	Q _{An}	Q_{Gn}
Н	L	↑	L	Х	L	Q _{An}	Q _{Gn}
Н	Н	↑	Х	Х	Q _{A0}	Q _{B0}	Q _{H0}

H = high level (steady state), L = low level (steady state),

Figure 2. <u>Truth tables and timing diagrams</u> – Continued.

X = irrelevant (any input including transitions),

^{↑ =} transition from low to high level

 $Q_{A0},\ Q_{B0},\ Q_{H0}$ = the level of $Q_A,\ Q_B,\ or\ Q_H,\ respectively,\ before the indicated steady state input conditions were established.$

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock; indicates a one bit shift.

X = irrelevant (any input including transitions),

^{↑ =} transition from low to high level

a h = the level of steady state input at inputs A thru H, respectively.

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_{A} , Q_{B} , or Q_{H} , respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of the clock.

	INPUTS										OUT	PUTS	
CLEAR	MC	DDE	CLOCK	SEI	RIAL		PARA	LLEL		Q_A	Q_{B}	Q_{C}	Q_D
	S1	S0		LEFT	RIGHT	Α	В	С	D				
L	Х	Х	Х	Х	Х	Х	Х	Χ	Х	L	L	L	L
Н	X	X	L	X	Х	Х	Х	Х	Х	Q _{A0}	Q_{B0}	Q _{C0}	Q_{D0}
Н	Н	Н	↑	Χ	Х	а	b	С	d	а	b	С	d
Н	L	Н	1	Х	Н	Х	Х	Х	Х	Н	Q _{An}	Q _{Bn}	Q _{Cn}
Н	L	Н	↑	Χ	L	Х	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}
Н	Η	L	↑	Н	X	Х	Х	Χ	Х	Q _{Bn}	Q _{Cn}	Q _{Dn}	Н
Н	Н	L	↑	L	Х	Х	Х	Х	Х	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
Н	L	L	Х	Х	Х	Х	Х	Х	Х	Q _{A0}	Q _{B0}	Q _{C0}	Q_{D0}

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

	Bevice type oo												
INPUTS									С	UTPUT	ΓS		
CLEAR	SHIFT/	CLOCK	SEF	RIAL		PARA	LLEL		Q_A	Q_{B}	Q_{C}	Q_D	\overline{Q}_D
	LOAD		J	K	Α	В	С	D					
L	Х	Х	Χ	Х	Х	Х	Χ	Χ	L	Ш	Ц	L	Ι
Н	L	↑	Х	Х	а	b	С	d	а	b	С	d	d
Н	Н	L	Х	Х	Х	Х	Х	Х	Q _{A0}	Q_{BO}	Q _{C0}	Q_{D0}	Q _{D0}
Н	Н	↑	L	Н	Х	Х	Х	Х	Q _{A0}	Q _{A0}	Q _{Bn}	Q _{Cn}	QCn
Н	Н	↑	L	L	Х	Х	Х	Х	L	Q _{An}	Q _{Bn}	Q _{Cn}	$\overline{\overline{Q}}$ Cn
Н	Н	↑	Н	Н	Х	Х	Х	Х	Н	Q _{An}	Q _{Bn}	Q _{Cn}	QCn
Н	Н	↑	Н	L	Х	Х	Х	Х	$\overline{\overline{Q}}$ An	Q _{An}	Q _{Bn}	Q _{Cn}	$\overline{\overline{Q}}$ Cn

H = high level (steady state), L = low level (steady state), X = irrelevant (any input including transitions)

Figure 2. Truth tables and timing diagrams - Continued.

 $[\]uparrow$ = transition from low to high level.

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C or Q_D respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = the level of Q_A , Q_B , Q_C or Q_D respectively, before the most recent \uparrow transition of the clock.

^{↑ =} transition from low to high level.

a, b, c, d = the level of steady state input at inputs A, B, C, or D, respectively.

 Q_{A0} , Q_{B0} , Q_{C0} , Q_{D0} = the level of Q_A , Q_B , Q_C or Q_D respectively, before the indicated steady state input conditions were established.

 Q_{An} , Q_{Bn} , Q_{Cn} , Q_{Dn} = the level of Q_A , Q_B , Q_C or Q_D respectively, before the most recent \uparrow transition of the clock.

Positive logic: Mode control = L for right shift.

Mode control = H for left shift or parallel load.

Transfer of information to the output pins occurs when the clock input goes from a logical H to a

logical L.

Device type 02

Positive logic: Low input of clear sets all outputs to logical L.

Clear input is independent of clock.

Preset is independent of the clock or clear inputs

The flip-flops may be independently set to the logical H state by applying a logical H to both the preset input of the specific flip-flop and the common preset input.

Transfer of information to the output pins occurs when the clock input goes from a logical L to a logical H.

The clear input shall be a logical H and the preset input shall be at a logical L when clocking occurs.

The proper information shall appear at the R-S inputs of each flip-flop prior to the rising edge of the clock input voltage waveform.





Figure 2. Truth tables and timing diagrams - Continued.



DEVICE TYPE 02 TYPICAL INPUT/OUTPUT VOLTAGE WAVEFORMS

NOTE: INPUTS NOT SHOWN ARE HELD AT LOGIC LEVEL "L".

Device type 03 SERIAL INPUTS A and B

INPUTS	S at t _n	OUTPUT at t _n + 1			
Α	В	Q_A			
Н	Н	Н			
L	Н	L			
Н	L	L			
L	L	L			

Positive logic: t_n = bit time b

 t_n = bit time before clock pulse.

 $t_n + 1$ = bit time after clock pulse.

Data at the serial inputs may be changed while the clock is high, but only information meeting the setup requirements will be entered. Clocking occurs on the low to high level transition of the clock input.

The clear input is asynchronous. Low level at clear input sets all outputs to logical low.




Figure 2. <u>Truth tables and timing diagrams</u> – Continued.

Positive logic: Transfer of information to the output occurs when the clock input goes from a logical L to a logical H.

Clocking is accomplished through a 2 input positive NOR gate, permitting one input to be used as a clock inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with the load input high enables the other clock input. The clock inhibit should be changed to the high level only while the clock input is high. Parallel loading is inhibited as long as the load input is high. When taken low, data at the parallel inputs are loaded directly into the register independently of the state of the clock.




Figure 2. <u>Truth tables and timing diagrams</u> – Continued.

Positive logic: The register has four distinct modes of operation, namely:

	MODE	CONTROL
	S1	S0
Parallel (Broadside) Load	Н	Н
Shift Right (in the direction Q _A toward Q _D)	L	Н
Shift Left (in the direction Q _D toward Q _A)	Н	L
Inhibit Clock (do nothing)	L	L

In the parallel load mode, data is loaded into the associated flip-flop and appears at the output after the positive transition of the clock input. During loading, serial data flow is inhibited. Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is low. Serial data for this mode is entered at the shift right data input. When S0 is low S1 is high, data shifts left synchronously a new data is entered at the shift left serial input. Clocking of the flip-flops is inhibited when both mode control inputs are low. The mode controls should be changed only while the clock input is high.




Figure 2. Truth tables and timing diagrams - Continued.

Positive logic: The registers have two modes of operation:

Parallel (broadside) load

Shift (in direction Q_A toward Q_D)

Parallel loading is accomplished by applying the four bits of data and taking the shift/load control input low. The data is loaded into the associated flip-flop and appears at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shifting is accomplished synchronously when the shift/load control input is high. Serial data for this mode is entered at the $J - \overline{K}$ inputs. These inputs permit the first stage to perform as a $J - \overline{K}$, D-, or T-type flip-flop as shown in the truth table.

	TRUTH TABLE									
Inputs	s at t _n		Outputs at t _n + 1							
J	ĸ	Q_A	Q _A Q _B Q _C Q _D							
L	Η	Q _{An}	Q _{An}	Q_{Bn}	Q _{Cn}	Q _{Cn}				
L	L	L	Q _{An}	Q_{Bn}	Q _{Cn}	Qcn				
Н	Ι	Н	Q _{An}	Q_{Bn}	Q _{Cn}	Q _{Cn}				
Н	L	Q _{An}	Q _{An}	Q_{Bn}	Q _{Cn}	Q _{Cn}				

H = high level, L = low level NOTES:

- 1. t_n = bit time before clock pulse
- 2. $t_n + 1 = bit time after clock pulse$
- 3. Q_{An} = state of Q_{An} at t_n .

CLOCK

CLEAR

SERIAL
INPUTS

K

SHIFT/LOAD

PARRALLEL
DATA
INPUTS

C

D

CLEAR

SERIAL
SHIFT

Figure 2. Truth tables and timing diagrams - Continued.




FIGURE 3. Logic diagrams.





FIGURE 3. Logic diagrams - Continued.






FIGURE 3. Logic diagrams - Continued.




FIGURE 3. <u>Logic diagrams</u> - Continued.






FIGURE 3. <u>Logic diagrams</u> - Continued.



- 1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, t_{THL}
- 2. $C_L = 50 \text{ pF minimum including jig and probe capacitance.}$
- 3. All diodes are 1N3064 or equivalent.
- 4. $R_L = 400 \Omega \pm 5\%$.


FIGURE 4. Switching test circuits and waveforms for device type 01.



MAXIMUM SHIFT FREQUENCY (f_{MAX}) AND CLOCK TO OUTPUT ($t_{PI,H}$)


- 1. Mode control input characteristics: For f_{MAX} , PRR = 22 MHz at T_C = 25°C and PRR = 16 MHz at -55°C \leq $T_C \leq$ 125°C. For t_{PLH} , PRR = 1 MHz, t_P = 35 ns, t_{TLH} = $t_{THL} \leq$ 10 ns.
- 2. A, B, C, or D input characteristics: For f_{MAX} , PRR = 11 MHz at T_C = 25°C and PRR = 8 MHz at -55°C \leq T_C \leq 125°C. For t_{PLH} , PRR = 500 kHz, t_P = t_{SETUP} + t_{HOLD} . t_{SETUP} = 20 ns, t_{HOLD} = 5 ns, t_{TLH} = t_{THL} \leq 10 ns.
- 3. Clock 1 input characteristics: When testing f_{MAX} , PRR = 11 MHz at 25°C and PRR = 8 MHz at -55°C \leq T_C \leq 125°C. For t_{PLH} , PRR = 500 kHz, t_{P} = 20 ns minimum, t_{TLH} = t_{THL} \leq 10 ns.
- 4. Clock 2 input characteristics: When testing f_{MAX} , PRR = 22 MHz at 25°C and PRR = 16 MHz at -55°C \leq $T_C \leq 125$ °C. For t_{PLH} , PRR = 1 MHz, t_P = 20 ns minimum, $t_{TLH} = t_{THL} \leq 10$ ns.
- 5. Serial input = GND.
- 6. Except for input under test, all other data inputs are open.

FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.




- 1. Mode control input characteristics: PRR = 1 MHz, t_P = 35 ns, t_{TLH} = $t_{THL} \le 10$ ns.
- 2. Serial input characteristics: PRR = 500 kHz, t_P = t_{SETUP} + t_{HOLD} . t_{SETUP} = 20 ns, t_{HOLD} = 5 ns, t_{TLH} = t_{THL} \leq 10 ns.
- 3. Clock 1 input characteristics: PRR = 1 MHz, t_P = 20 ns minimum, $t_{TLH} = t_{THL} \le 10$ ns.
- 4. Clock 2 input characteristics: PRR = 500 kHz, t_P = 20 ns minimum, $t_{TLH} = t_{THL} \le 10$ ns.
- 5. Inputs A thru D = OPEN.

FIGURE 4. Switching test circuits and waveforms for device type 01 - Continued.




- 1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, t_{THL}
- 2. $C_L = 50$ pF minimum including jig and probe capacitance.
- 3. All diodes are 1N3064 or equivalent.
- 4. $R_L = 400 \Omega \pm 5\%$.

FIGURE 5. Switching test circuits and waveforms for device type 02.




- 1. Serial input characteristics: For f_{MAX} , PRR = 5 MHz at T_C = 25°C, PRR = 3.5 MHz at -55°C \leq $T_C \leq$ 125°C. For t_{PLH1} , PRR = 500 kHz, t_P = t_{SETUP} + t_{HOLD} , t_{SETUP} = 30 ns, t_{HOLD} = 0 ns, t_{THL} = $t_{TLH} \leq$ 10 ns.
- 2. Clock input characteristics: For f_{MAX} , PRR = 10 MHz at T_C = 25°C, PRR = 7 MHz at -55°C \leq $T_C \leq$ 125°C. For t_{PLH1} , PRR = 1 MHz, t_P = 35 ns, t_{THL} = $t_{TLH} \leq$ 10 ns.
- 3. Clear = 4.5 V, preset enable = GND, preset A thru E = OPEN.



- 1. Serial input characteristics: PRR = 500 kHz, t_{THL} = $t_{TLH} \le 10$ ns t_P = t_{SETUP} + t_{HOLD} , t_{SETUP} = 30 ns, t_{HOLD} = 0 ns.
- 2. Clock input characteristics: PRR = 1 MHz, t_{THL} = $t_{TLH} \le 10$ ns, t_P = 35 ns..
- 3. Clear = 4.5 V, preset enable = GND, preset A thru E = OPEN.


FIGURE 5. Switching test circuits and waveforms for device type 02 - Continued.



PRESET ENABLE TO OUTPUT (t_{PLH2}) AND CLEAR TO OUTPUT (t_{PHL3})

- 1. Clear input characteristics: PRR = 1 MHz, t_{THL} = $t_{TLH} \le 10$ ns, t_P = 30 ns.
- 2. Preset enable characteristics: PRR = 1 MHz, t_{THL} = $t_{TLH} \le$ 10 ns, t_P = 30 ns..
- 3. Preset A thru E = 4.5 V, clock = GND, serial = OPEN.


FIGURE 5. <u>Switching test circuits and waveforms for device type 02</u> - Continued.



- 1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, $t_{IH} = 3.0$ V minimum, $t_{IL} = 0$ V, $t_{IH} = 0$ V, $t_{$
- 2. $C_L = 50$ pF minimum, including jig and probe capacitance.
- 3. All diodes are 1N3064 or equivalent.
- 4. $R_L = 800 \Omega \pm 5\%$.
- 5. QA outputs are illustrated in the individual waveforms. Relationship of serial input A and B data to other Q outputs is illustrated in the typical shift sequence.

FIGURE 6. Switching test circuits and waveforms for device type 03.


CLEAR INPUT TO Q OUTPUTS (tpHI 1)



NOTES:


- 1. Clear input characteristics: PRR = 1 MHz, t_{THL} = $t_{TLH} \le 10$ ns, t_P = 50 ns maximum.
- 2. Clock = GND, serial inputs A and B = OPEN.

MAXIMUM CLOCK FREQUENCY, (f_{MAX}) AND CLOCK INPUT TO Q OUTPUT ($t_{Pl \ H2}$)




- 1. Clock input characteristics: For f_{MAX} , PRR = 22 MHz at T_C = 25°C, PRR = 18 MHz at -55°C \leq $T_C \leq$ 125°C. For t_{PLH2} , PRR = 1 MHz, t_P = 30 ns maximum, t_{THL} = $t_{TLH} \leq$ 10 ns.
- 2. Serial input characteristics: For f_{MAX} , PRR = 11 MHz at 25°C, PRR = 9 MHz at -55°C \leq $T_{C} \leq$ 125°C. For t_{PLH2} , PRR = 500 kHz, t_{P} = t_{SETUP} + t_{HOLD} , t_{SETUP} = 15 ns minimum, t_{HOLD} = 10 ns maximum, t_{THL} = $t_{TLH} \leq$ 10 ns.
- 3. Clear = 4.5 V.

FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.



- 1.
- Clock input characteristics: PRR = 1 MHz, t_{THL} = $t_{TLH} \le 10$ ns, t_P = 30 ns maximum. Serial input characteristics: PRR = 500 kHz, t_P = t_{SETUP} + t_{HOLD} , t_{SETUP} = 15 ns minimum, t_{HOLD} = 10 ns 2. maximum, $t_{THL} = t_{TLH} \le 10 \text{ ns.}$
- 3. Clear = 4.5 V.


FIGURE 6. Switching test circuits and waveforms for device type 03 - Continued.



- 1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \le 10$ ns, $t_{THL} \le 10$ ns, $t_{HL} = 3.0$ V minimum, $t_{HL} = 0$ V, $t_{TLH} = 0$ V, t_{TLH}
- 2. C_L = 50 pF minimum, including jig and probe capacitance
- 3. All diodes are 1N3064 or equivalent.
- 4. $R_L = 400 \Omega \pm 5\%$.


FIGURE 7. Switching test circuits and waveforms for device type 04.

MAXIMUM CLOCK FREQUENCY, fmax




NOTES:

- 1. Clock input characteristics: PRR = 18 MHz at T_C = 25°C, PRR = 14 MHz at -55°C \leq $T_C \leq$ 125°C, t_{THL} = $t_{TLH} \leq$ 10 ns, t_P = 20 ns minimum.
- 2. Serial pulse characteristics: PRR = 9 MHz at T_C = 25°C, PRR = 7 MHz at -55°C \leq $T_C \leq$ 125°C, t_P = t_{SETUP} + t_{HOLD} , t_{SETUP} = 35 ns minimum, t_{HOLD} = 0 ns, t_{THL} = $t_{TLH} \leq$ 5 ns.
- 3. Shift load characteristics: $t_{TLH} \le 10$ ns, $t_{SETUP} = 45$ ns.
- 4. Clock inhibit = GND, A through H = GND.




- 1. Shift load characteristics: PRR = 1 MHz, t_P = 25 ns, t_{THL} = $t_{TLH} \le 10$ ns.
- 2. Parallel input characteristics: PRR = 500 kHz, t_P = t_{SETUP} + t_{HOLD} = 40 ns, t_{SETUP} = 10 ns, t_{HOLD} = 30 ns , t_{THL} = \leq 10 ns.
- 3. Clock = clock inhibit = GND, A through G = GND, serial = open.


FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.



NOTES:


- 1. Clock inhibit characteristics: PRR = 1 MHz, t_{P2} = 50 ns, t_{THL} = $t_{TLH} \le 10$ ns, t_{SETUP2} = 34 ns.
- 2. Clock pulse characteristics: PRR = 1 MHz, t_{P1} = 25 ns, t_{THL} = $t_{TLH} \le 10$ ns.
- 3. Serial pulse characteristics: PRR = 500 kHz, $t_{P3} = t_{SETUP} + t_{HOLD}$, $t_{SETUP} = 35$ ns, $t_{HOLD} = 0$, $t_{THL} = t_{TLH} \le 5$ ns.
- 4. Shift/load = 5.0 V.





- 1. (H) input characteristics: PRR = 1 MHz, 50% duty cycle, t_{THL} = $t_{TLH} \le 10$ ns.
- 2. Shift/load = GND, clock inhibit = GND, serial = GND, A thru G = GND, clock = GND...


FIGURE 7. Switching test circuits and waveforms for device type 04 - Continued.



- 1. $C_L = 50 \text{ pF}$ minimum including probe and jig capacitance.
- All diodes are 1N3064, or equivalent.
 Unless otherwise specified in the notes associated with the individual tests, all pulse generators have the following characteristics: $Z_{OUT} \approx 50~\Omega,~t_{TLH} \leq 7~ns,~t_{THL} \leq 7~ns,~V_{IH}$ = 3.0 V minimum, V_{IL} = 0.
- 4. $R_L = 400 \Omega \pm 5\%$.


FIGURE 8. Switching test circuits and waveforms for device type 05.

CLEAR TO OUTPUT




NOTES:

- 1. The clear pulse has the following characteristics: $t_{P(CLEAR)} = 20 \text{ ns}$, $t_{SETUP} = 25 \text{ ns}$, PRR = 1 MHz.
- 2. The clock pulse has the following characteristics: $t_{P(CLOCK)} = 20$ ns, PRR = 1 MHz.




- 1. The clear pulse is a momentary ground, then V_{IH} is applied to the input. $t_{P(CLEAR)} \le 75$ ns, $t_{THL} \le 15$ ns and $t_{TLH} \le 15$ ns, $t_{SETUP} = 25$ ns.
- 2. Clock pulse characteristics: $t_{P(CLOCK)} = 20$ ns, PRR = 2 MHz.
- 3. Data pulse characteristics: $t_{P(DATA)} = t_{(SETUP2)} + t_{HOLD}$, $t_{SETUP2} = 20$ ns, $t_{HOLD} = 7$ ns, PRR = 1 MHz.

FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.




NOTES:

- 1. Clock pulse characteristics: $t_{P(CLOCK)} = 20$ ns, PRR = 2 MHz.
- 2. Data pulse characteristics: $t_{P(DATA)} = t_{SETUP} = 20 \text{ ns}$, PRR = 1 MHz.



- 1. The clear pulse is a momentary GND, then V_{IH} is applied to the input, $t_{P(CLEAR)} \le 20$ ns, $t_{THL} \le 15$ ns.
- 2. Clock pulse characteristics: $t_{P(CLOCK)}$ = 20 ns, PRR = 18 MHz at -55°C \leq T_C \leq 125°C (22 MHz at T_C = 25°C).
- 3. Data pulse characteristics: $t_{P(DATA)}$ = t_{SETUP} = 20 ns, PRR = 9 MHz at -55°C \leq T_C \leq 125°C (11 MHz at T_C = 25°C).


FIGURE 8. Switching test circuits and waveforms for device type 05 - Continued.



NOTES:

- 1. Unless otherwise specified in the notes with the individual waveforms, all pulse generators shall have the following characteristics: $t_{TLH} \le 7$ ns, $t_{THL} \le 7$ ns,
- 2. $C_L = 50$ pF minimum, including jig and probe capacitance.
- 3. All diodes are 1N3064 or equivalent.
- 4. $R_L = 400 \Omega \pm 5\%$.


MAXIMUM CLOCK FREQUENCY, f MAX



- 1. The clear pulse is a momentary GND, then V_{IH} is applied to the input. $t_{TLH} \le 15$ ns, $t_{THL} \le 15$ ns, $t_{P(CLEAR)} \le 75$ ns.
- 2. Clock pulse characteristics: $t_{P(CLOCK)}$ = 16 ns, PRR = 24 MHz at -55°C \leq T_C \leq 125°C (30 MHz at T_C = 25°C), V_{IH} = 3.0 V minimum, V_{IL} = GND.


FIGURE 9. Switching test circuits and waveforms for device type 06.

CLEAR TO OUTPUT (tpHL1)




NOTES:

- 1. Clear pulse characteristics: $t_{P(CLEAR)}$ = 12 ns, t_{SETUP} = 25 ns, PRR = 1 MHz.
- 2. Clock pulse characteristics: $t_{P(CLOCK)}$ = 16 ns, PRR = 1 MHz.



- The clear pulse is a momentary GND, then $V_{\mbox{\tiny IH}}$ is applied to the clear input. 1.
- 2.
- Clock pulse characteristics: $t_{P(CLOCK)} = 16$ ns, PRR = 2 MHz. Data pulse characteristics: $t_{P(DATA)} = 25$ ns, $t_{SETUP1} = 25$ ns, $t_{HOLD} = 0$ ns, PRR = 1 MHz. 3.
- Shift/Load pulse characteristics: $t_{P(SHIFT)} = 17$ ns, $t_{RELEASE} = 10$ ns, $t_{SETUP2} = 27$ ns, PRR = 2 MHz.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.



- The clear pulse is a momentary GND, then V_{IH} is applied to the clear input. 1.
- 2.
- Clock pulse characteristics: $t_{P(CLOCK)} = 16$ ns, PRR = 2 MHz. Data pulse characteristics: $t_{P(DATA)} = t_{SETUP} + t_{HOLD} = 25$ ns, $t_{SETUP1} = 25$ ns, $t_{HOLD} = 0$ ns, PRR = 1 MHz. Shift/load pulse characteristics: $t_{P(SHIFT)} = 22$ ns, $t_{RELEASE} = 10$ ns, $t_{SETUP2} = 32$ ns, PRR = 2 MHz. 3.
- 4.

FIGURE 9. Switching test circuits and waveforms for device type 06 - Continued.

45

TABLE III. Group A inspection for device type 01. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

0.1		MIL-	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	1
Subgroup	Symbol	STD-883 method	Test No.	SI	Α	В	С	D	MC	GND	CLK2	CLK1	QD	Q _C	Q _B	Q _A	Vo
1	V _{OH}	3006	1		2.0 V		<u> </u>	<u> </u>	2.0 V	GND	A <u>1</u> /		~υ		⊸D.	8 mA	4.5
T _C = 25°C	VOH "	"	2		,	2.0 V			"	"	/ (<u>1)</u>				8 mA		"
"	u	и	3			2.0 7	2.0 V							8 mA	.5		
u	u	u	4				2.0 V	2.0 V					8 mA	.0 1117			
"	VoL	3007	5		0.8 V			2.0 V	-		"		.0 111/			16 mA	-
,,	VOL "	"	6		0.0 V	0.8 V									16 mA	10 1117	
"	"	"	7			0.0 V	0.8 V							16 mA	TOTILA		
14	u	u	8				0.6 V	0.8 V					16 mA				
u				10 m 1				0.0 V					TOTILA				
"	V _{IC}		9	-12 mA	40 4												
"	"		10		-12 mA	-12 mA											
"	u		11 12			-12 MA	-12 mA										
"			13				-12 IIIA	-12 mA									
"	u		14					-12 IIIA	-12 mA	,,							
"	u		15						-12 IIIA	,,	-12 mA						
"	"		16								-12 IIIA	-12 mA					
"		3009	17	0.4 V					GND			-12 IIIA					5.5
"	I _{IL1}	3009	18	0.4 V	0.4 V				4.5 V								5.5
"	u	u	19		0.4 V	0.4 V			4.5 V								
"	u	44	20			0.4 V	0.4 V			,,							
"	u	££	21				0.4 V	0.4 V		,,							
"	"	"	22					0.4 V			0.4 V						
"	"	"	23						GND		0. 4 V	0.4 V					
"	L	ű	24						0.4 V		4.5 V	0.4 V					-
"	I _{IL2}	3010	25	2.4 V					4.5 V	"	4.5 V						
"	l _{IH1}	3010	25 26	2.4 V	2.4 V				GND								
"	u	44	27		2.4 V	2.4 V			GND "	,,							
"	u	44	28			2.4 V	2.4 V			,,							
"	"	"	29				2.4 V	2.4 V									
"	"	"	30					2.4 V			2.4 V						
u	и	u	31						4.5 V		2.4 V	2.4 V					
u	luus	3010	32	5.5 V					4.5 V			2.7 V					-
"	I _{IH2}	3010	33	J.J V	5.5 V				GND								
u	"	u	33 34		0.0 V	5.5 V			"								
u	"	u	3 4 35			5.5 V	5.5 V										
u	"	u	36				5.5 V	5.5 V									
u	"	u	36 37					0.0 V			5.5 V						
"	u	u	38						4.5 V		5.5 V	5.5 V					
		ı	. 30		1	1	1	1	1 4.5 V		1	1 0.0 V	1	1	1	1	1

TABLE III. Group A inspection for device type 01. - Continued Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

		MIL-	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Subgroup	Symbol	STD-883 method	Test No.	SI	A	В	С	D	MC	GND	CLK2	CLK1	QD	QC	Q _B	Q _A	Vc
1	luva	3010	39						2.4 V	GND	GND	02.11	Qυ	Q()	αв	QΑ	5.5
T _C = 25°C	I _{IH3}	3010 "	40						5.5 V	UND "	GND						0.0
1C = 25°C	I _{IH4}	3011	41		4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"						GND	-
"	los	3011	42		4.5 V	4.5 V	4.5 V	4.5 V	4.5 V	"	A "				GND	GND	
"	"	u								"				GND	GND		١,,
,,	"	u	43							"			OND	GND			
"			44		OND				"		"	OND	GND				<u> </u>
	Іссн	3005	45		GND	GND	GND	GND				GND					<u> </u>
2	Same te	ests, termina	al conditions and	l limits as	for subgr	oup 1, ex	cept T _C =	125° C a	ind V _{IC} te	sts are on	nitted.						
3	Same to	ests, termina	al conditions and	l limits as	for subgr	oup 1, exc	cept T _C =	-55° C ar	nd V _{IC} tes	ts are om	itted.						
7	Truth	3014	46	В	В	В	В	В	Α	GND	В	В	Х	Х	Х	Х	4.5
T _C = 25°C	table	u	47	"	"	"	"	"	Α	"	Α	"	Х	Х	Х	Х	"
<u>4</u> /, <u>7</u> /	test	u	48	"	"	"	"	"	Α	"	В	"	L	L	L	L	"
"	<u>5</u> /	и	49	"	"	"	"	"	В	"	"	"	"	"	"	"	"
44	"	u	50	Α	"	"	"	"	"	"	"	"	"	"	"	"	"
"	"	и	51	Α	"		"	"	"	"	"	Α	"	"	"	"	"
"	"	и	52	Α	"		"	"	"	"	"	В	"	"	"	Н	"
"	ű	u	53	В	"	"	"	"	"	"	"	В	"	"	"	Н	"
"	"	и	54	В	"		"	"	"	"	"	Α	"	"	"	Н	"
"	"	и	55	В	"		"	"	"	"	"	В	"	"	Н	L	"
"	u	и	56	Α	"	"	"	"	"	"	"	В	"	"	Н	L	"
"	ű	u	57	Α	"	"	"	"	"	"	"	Α	"	"	Н	L	"
"	ű	u	58	Α	"	"	"	"	"	"	"	В	"	Н	L	Н	"
"	ű	u	59	В	"	"	"	"	"	"	"	В	"	Н	L	Н	"
"	ű	u	60	В	"	"	"	"	"	"	"	Α	"	Н	L	Н	"
"	u	и	61	В	"	"	"	"	"	"	"	В	Н	L	Н	L	"
"	"	"	62	Α	"		"	"	"	"	"	В	Н	L	Н	L	"
"	"	"	63	Α	"		"	"	"	"	"	Α	Н	L	Н	L	"
"	"	"	64	Α	"		"	"	"	"	"	В	L	Н	L	Н	"
"	"	"	65	В	"		"	"	"	"	"	В	L	Н	L	Н	"
"	"	"	66	"	"		"	"	"	"	"	Α	L	Н	L	Н	"
"	"	"	67	"	"	"	"	"	"	"	"	В	Н	L	Н	L	"
"	"	"	68	"	"		"	"	"	"	"	Α	Н	L	Н	"	"
"	"	"	69	"	"		"	"	"	"	"	В	L	Н	L	"	"
44	"	"	70	"	"	"	"	"	"	"	"	Α	L	Н	"	"	"
"	"	"	71	"	"	"	"	"	"	"	"	В	Н	L	"	"	"
44	"	"	72	"	"	"	"	"	"	"	"	Α	Н	"	"	"	"
44	"	"	73	"	"	"	"	"	"	"	"	В	L	"	"	"	"
"	"	"	74	"	Α	"	Α	"	"	"	"	В	L	"	"	"	"

TABLE III. Group A inspection for device type 01. - Continued Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Case A,B,C,D	1	2	3	4	5	6	7	8	9	10	11	12	13	
Subgroup	Symbol	STD-883 method	Test No.	SI	Α	В	С	D	MC	GND	CLK2	CLK1	Q _D	Q _C	Q _B	Q _A	٧
7	Truth	3014	75	В	Α	В	Α	В	Α	GND	В	В	L	L	L	L	4.
T _C = 25°C	table	u	76	"	Α	В	Α	В	"	"	A	"	"	L	"	L	
<u>4</u> /, <u>7</u> /	test	u	77	"	Α	В	Α	В		"	В	"	"	Н		Н	
- ′-	<u>5</u> /	u	78	"	В	Α	В	Α		"	В	"		Н	"	Н	
"	"	u	79	"	В		В	"		"	Α	"		Н	"	Н	
44	ű	"	80	"	В	"	В	"	"	"	В		Н	L	Н	L	
"	"	u	81	"	Α	"	Α	"	"	"	В	"	"	L	"	L	
u	"	u	82	"	Α	"	Α	"	"	"	Α	"	"	L	"	L	
"	u	u	83	"	Α	"	Α	"	"	"	В	"	"	Н	"	Н	
u	es .	u	84	"	В	В	В	В	"	"	В	"	"	Н	"	Н	
"	u	u	85	"	В	В	В	В	"	"	Α	"	"	Н	"	Н	
u	u	u	86	"	В	В	В	В		"	В	"	L	L	L	L	
8	Repeat	subgroup 7	at T _C = +125°	C and T _C	= -55° C.												
9	f _{MAX}	(Fig. 4)	87	GND					GND	GND	IN	IN	OUT				5.
T _C = 25°C	t _{PLH}	3003	88	"	IN				5.0 V	"	"	GND				OUT	
"	"	(Fig. 4)	89			IN				"	"				OUT		
"	"	,	90				IN			"	"			OUT			
u	"	u	91					IN	"	"	"		OUT				
"	tphL	u	92	IN					GND	"	GND	IN				OUT	
u	"	u	93	"					"	"	"	"			OUT		
u	и	"	94	"					"	"	"	"		OUT			
16	u	u	95	"					"	"	"	"	OUT				
10	f _{MAX}	(Fig. 4)	96	GND					GND	GND	IN	IN	OUT				5.
T _C = 125°C	t _{PLH}	3003	97	"	IN				5.0 V	"	"	GND				OUT	
"	«	(Fig. 4)	98	"		IN			"	"	"	"			OUT		
u	"	"	99				IN							OUT			
"	"	u	100					IN					OUT				
"	t _{PHL}	u	101	IN					GND	"	GND	IN				OUT	1
u	"	u	102	"					"	"	"	"			OUT		
u	44	u	103	"						,,	"			OUT			
16	и	"	103	"							"		OUT	001			
			10-7									ı	00.	l	l		ь_

TABLE III. <u>Group A inspection for device type 01</u> - Continued. Terminal conditions (pins not designated may be H > 2.0 V or L < 0.8 V or open).

- 1/A = normal clock pulse, except for subgroups 7 and 8 (see 4/A).
- $\underline{2}$ / For device type 01, with schematics incorporating a 4 k Ω base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA, respectively. For schematics incorporating a 5 k Ω base resistor, the minimum and maximum limits shall be -0.5 and -1.4 mA, respectively. For schematics incorporating minimum and maximum limits shall be -0.4 and -1.3 mA, respectively.
- $\underline{3}$ / For device type 01, with schematics incorporating a 4 k Ω base resistor in the mode control input circuit, the minimum and maximum limit respectively. For schematics incorporating a 5 k Ω base resistor, the minimum and maximum limits shall be -1.0 and -2.8 mA, respective incorporating a 6 k Ω resistor in the mode control input circuit, the minimum and maximum limits shall be -0.8 and -2.6 mA, respectively.
- $\underline{4}$ / For subgroups 7 and 8, A = V_{CC} , B = GND, and X = indeterminate.
- 5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- 6/ Output voltages shall be either:
 - (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator or
 - (b) H > 1.5 V and L < 1.5 V when using a high speed checker single comparator.
- 7/ Only a summary of attribute data is required.

TABLE III. Group A inspection for device type 02.

Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

2 3 4 5 6 7 8 9 10 11 12 13 14 15

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	CLK	PA	PB	Pc	V _{CC}	PD	PE	P EN	SI	QE	Q _D	GND	Q _C	QB	Q _A	(
1	Voн	3006	1		2.0 V	2.0 V	2.0 V	4.5 V	2.0 V	2.0 V	2.0 V				GND			4 mA	2
T _C = 25°C	"	"	2		"	"	"	"	"	"	"						4 mA		
"	"	"	3		"	"	"	"	"	"	"				"	4 mA			
u	u	u	4		"	"	"	"	"	"	"			4 mA					
u	"	"	5		"	"	"	"	"	"	"		4 mA		"				
"	V _{OL}	3007	6					"			0.8 V				"			16 mA	0
u	ű	"	7					"			"				"		16 mA		
74	"	u	8					"			"					16 mA			
"	u	u	9					"			"			16 mA					
44	"	"	10					"			"		16 mA		"				
44	V _{IC}	"	11	-12 mA				"							"				
66	u	u	12		-12 mA			"							"				
44	"	"	13			-12 mA		"											
u	"	"	14				-12 mA	"											
u	"	"	15					"	-12 mA						"				
"		"	16							-12 mA									
"	"	"	17					"			-12 mA								
u	u	u	18					"				-12 mA							
u	u	u	19																-1
"	l _{IL1}	3009	20	0.4 V				5.5 V							"				
66	"	u	21		0.4 V			"			4.5 V								
66	"	u	22			0.4 V		"			"								
"	"	u	23				0.4 V												
66	"	u	24					"	0.4 V										
"	"	u	25							0.4 V									
u	"	u	26					"				0.4 V			"				
u	"		27					"							"				0
"	I _{IL1}	"	28		4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	0.4 V				"				
u	l _{IH1}	3010	29	2.4 V				"							"				
u	"	u	30		2.4 V			"			GND				"				
u	"	u	31			2.4 V		"							"				
u	"	u	32				2.4 V	"							"				
и	"	u	33					"	2.4 V						"				
u	"	u	34					"		2.4 V					"				
u	"	u	35					"				2.4 V			"				
44	"	"	36					"							"				2
Coofe	otnotoo		dovice type				L	L	L	L	L	L	L	L	l	<u> </u>	J		

TABLE III. Group A inspection for device type 02 - Continued.

Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

2 3 4 5 6 7 8 9 10 11 12 13 14 15

		IVIIL-	Cases E, F	ı	2	3	4	5	Ö	- /	0	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	CLK	PA	PB	Pc	Vcc	PD	PE	P EN	SI	QE	Q_D	GND	Q _C	Q _B	QA	(
1	I _{IH2}	3010	37	5.5 V				5.5 V							GND				T
T _C = 25°C	u	u	38		5.5 V						GND				"				
"	u	ű	39			5.5 V					"								
"	u	u	40				5.5 V												
"	u	ű	41						5.5 V										
"	u	ű	42							5.5 V									
"	u	ű	43									5.5 V							
u	"	44	44					"							"				5
"	I _{IH3}	"	45		GND	GND	GND	"	GND	GND	2.4 V				"				
"	I _{IH4}	"	46		GND	GND	GND	"	GND	GND	5.5 V				"				
"	los	3011	47		4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	4.5 V				"			GND	4
"	"	ű	48		"	"	"			"	"						GND		
74	u	u	49		"	"										GND			
"	"	ű	50		"	"	"			"	"			GND					
ű	"	"	51		"	"	"			"	"		GND						
u	Іссн	3005	52	4.5 V	"	"	"	"	"	"	"	GND			"				5
44	I _{CCL}	3005	53	GND	"	"	"	"	"	"	GND	GND			"				G
2		ts, terminal	conditions and	limits as	for subg	roup 1, e	xcept To	; = +125°	C and V	IC tests	are omitte	ed.		•		•		•	
3	Same test	ts, terminal	conditions and	limits as	for subg	roup 1, e	xcept To	; = -55° C	and V _{IC}	tests ar	e omitted	l.							
7	Truth	3014	54	В	В	В	В	4.5 V	В	В	В	В	L	L	GND	L	L	L	П
T _C = 25°C	table	u	55	"	Α	В	В		"	"	Α	Α		"		L	L	Н	
<u>1</u> /, <u>4</u> /	test	"	56	"	В	Α	В		"	"				"		L	Н	L	
"	<u>3</u> /	"	57		"	В	Α			"	"			"		Н	L		
"	"	"	58		"	"	В		Α	"	"			Н		L	"		
"	"	u	59	"	"	"	В	"	В	Α	"	"	Н	L	"	"	"		
"	"	u	60	"	"	"	В	"	В	"	В	"	L	L	"	"	"		
"	"	"	61	"	Α	Α	Α	"	Α	"	В	В	L	L	"	"	"		
"	"	u	62	"	"	"	"	"	"		Α	Α	Н	Н	"	Н	Н	Н	
"	"	u	63	"	"			"	"	В	В	Α	L	L	"	L	L	L	
и	"	"	64	"	"	"	"		"	"	В	В	"	L		L	L	L	
и	"	"	65	"	"	"	"	"	"	"	Α	В	"	Н	"	Н	Н	Н	
"	u	"	66	"	•	"	"		"		В	Α		Н		Н	Н	Н	
ű	u	u	67	"	"	"	"	"	В	"	В	Α	"	L	"	L	L	L	
ű	"	"	68	"	"	"	"	"	В	"	В	В	"	L	"	L	L	L	
	·	. 1	dovice type			1		1					1		1			1	-

TABLE III. Group A inspection for device type 02 - Continued.

Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

2 3 4 5 6 7 8 9 10 11 12 13 14 15

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	CLK	PA	PB	Pc	V _{CC}	PD	PE	PEN	SI	QE	QD	GND	QC	QB	Q _A	,
7	Truth	3014	69	В	Α	Α	Α	4.5 V	В	В	Α	В	L	L	GND	Н	Н	Н	
T _C = 25°C	table	u	70	"	"	"	Α	"	"	"	В	Α	"	"	"	Н	Н	Н	
<u>1</u> /, <u>4</u> /	test	"	71	"	"	"	В		"	"	В	Α	"	"	"	L	L	L	
66	<u>3</u> /	"	72	"	"	"	"	"	"	"	В	В	"	"	"	"	L	L	
66	"	"	73	"	"	"	"	"	"	"	Α	В	"	"	"	"	Н	Н	
44	66	"	74	"	"	"	"	"	"	"	В	Α	"	"	"	"	Н	Н	
66	44	u	75	"	"	В	"	"	"	"	В	Α	"	"	"	"	L	L	
44	"	"	76	"	"	"	"	"	"	"	В	В	"	"	"	"	"	L	
u	u	"	77	"	"	"	"	"	"	"	Α	В	"	"	"		"	Н	
u	u	"	78	"	"	"	"	"	"	"	В	Α	"	"	"		"	Н	
u	u	"	79	"	"	"	"	"	"	"		"	"	"	"		"	L	
u	u	"	80	"	"	"	"	"	"	"		"	"	"	"		"	L	
u	u	"	81	Α	"	"	"	"	"	"		"	"	"	"		"	Н	
u	u	"	82	В	"	"	"	"	"	"		"	"	"	"		"	"	
44	"	"	83	Α	"	"	"	"	"	"	"	"	"	"	"	"	Н	"	
		"	84	В		"	"	"							"			"	
"	"	"	85	Α	"	"	"	"	"	"		"	"	"	"	Н	"	"	
		"	86	В		"	"	"							"			"	
u		"	87	Α		"	"	"						н	"			"	
u	"	"	88	В	В	"	"	"	"	"	"	"	"	"	"	"	"	"	
u	u	"	89	Α	"	"	"	"	"	"		"	Н	"	"		"	"	
u	u	u	90	В		Α	"	"			Α	В	"	"	"			"	
u	•		91	Α		Α	"	"						"	"			L	
u	u	u	92	В		В	"	"						"	"			"	
u	u	u	93	Α		"	"	"							"		L	"	
и	u	u	94	В	"	"	"	"	Α	"	"	"	"	"	"	"	"	"	
и	u	u	95	Α	"	"	"	"	Α	"	"	"	"	"	"	L	"	"	
u	u	u	96	В	"	"	"	"	В	Α	"	"	"	"	"	"	"	"	
u	u	u	97	Α		"	"	"		Α				L	"			"	
и	u	u	98	В	"	"	"		"	В	В	"	"	"	"	"	"	"	
и	u	u	99	Α	Α	"	"		"	"		"	L	"			"	"	
"	66	"	100	В	"	"	"		"	"	"	Α	"	"	"		"	"	
u	66	"	101	Α	"	"	"		"	"	"	Α	"	"	"		"	Н	
"	"	"	102	В	"			"			Α	В			"				
"	"	"	103	Α		"	"	"			Α	В	"	"	"		н		
		1			i	1	1	1	i	1			1	1	1	1	1	1	1

TABLE III. Group A inspection for device type 02 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	CLK	PA	PB	Pc	Vcc	P _D	PE	P EN	SI	QE	Q_D	GND	QC	Q _B	Q _A	(
7	Truth	3014	104	В	В	Α	В	4.5 V	В	В	Α	В	L	L	GND	L	Н	Н	
T _C = 25°C	table	u	105	Α		Α	"	"	"	"	•		"	"	"	Н	"	L	
<u>1</u> /, <u>4</u> /	test	"	106	В	"	В	Α	"	"	"	"		"	"	"	"	"	"	
66	<u>3</u> /	"	107	Α	"	"	Α	"	"	"	"		"	Н	"	"	L	"	
66	"	"	108	В	"	"	В	"	Α	"	"		"	"	"	"	"	"	
66	"	"	109	Α	"	"	"	"	Α	"	"		Н	"	"	L	"	"	
66	"	"	110	В	"	"	"	"	В	Α	"		"	"	"	"	"	"	
u	"	"	111	Α	"	"	"	"		Α	"			L	"	"			
u	"	u	112	В	"	"	"	"		В	В	"		L	"	"			
"	"	ű	113	Α		"	"	"			В		L	L					
"	"	ű	114	В		Α	"	"	Α		Α	Α	L	Н			Н		
"	"	ű	115	Α		Α	"	"	Α		"		Н	Н		Н	Н	н	
66	u	u	116	В	Α	В	Α		В	Α			"	Н	"		н		
66	u	u	117	Α		"	"							L	"		L		
"	"	"	118	В		"	"					В		L	"		L		
"	"	"	119	Α		"	"							Н	"		н		
"	"	u	120	В		Α	"		Α					Н	"		н		
"	"	"	121	Α		"	"							Н	"		н		
66	"	"	122	В		"	"				В	Α	L	L	"	L	L	L	
66	"	"	123	Α	"	"	"	"	"	"	В	Α	L	L	"	L	L	L	
8	Repeat su	ıbgroup 7 a	t T _C = +125° C	and T _C	= -55° C.														
9	f _{MAX}	(Fig 5)	124	IN				5.0 V			GND	IN	OUT		GND				4
T _C = 25°C	tpLH1	3003	125	"				"			"	"			"			OUT	
u	"	(Fig 5)	126					"			"						OUT		
u	u	"	127					"			"					OUT			
u	u	ű	128					"			"			OUT					
"	и	u	129	"				"			"	"	OUT		"				
"	tpHL1	"	130	"							и				"			OUT	
и	"	u	131								"	"					OUT		
u	u	u	132					"			"	"			"	OUT			
ш	u	"	133	"				"			"	"		OUT	"				
"	u	u	134	"				"			и	"	OUT		"				
				l			1	l	l .	1	ı			<u> </u>	l	1	1	1	1

TABLE III. Group A inspection for device type 02 - Continued.

15

Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open). MIL-Cases E, F 2

Cubaraun	Cumbal	CTD 002														-			+
Subgroup	Symbol	STD-883 method	Test No.	CLK	PA	PB	Pc	Vcc	PD	PE	P EN	SI	QE	Q_{D}	GND	Q_{C}	QB	Q_A	
9	tPLH2	3003	135	GND	4.5 V	4.5 V	4.5 V	5.0 V	4.5 V	4.5 V	IN				GND			OUT	
T _C = 25°C	66	(Fig 5)	136	"				"			66				"		OUT		
u	66	u	137	"							66				"	OUT			
u	u	и	138	"				"			66			OUT	"				
"	es .	"	139	"							44		OUT		"				
"	t _{PHL3}	"	140	"				"			66				"			OUT	Ī
u	u	и	141	"				"			66				"		OUT		
u	u	и	142	"				"			66				"	OUT			
u	u	и	143	"				"			66			OUT	"				
"	44	"	144	"				"			66		OUT		"				
10	f _{MAX}	(Fig 5)	145	IN				"			GND	IN	OUT		"				4
T _C = 125°C	tPLH1	3003	146	"				"			"	•			"			OUT	
ű	es .	(Fig 5)	147	"				"			44				"		OUT		
u	es .	"	148	"				"			44				"	OUT			
u	es .	"	149	"				"			44			OUT	"				
"	es .	"	150	"				"			44		OUT		"				
"	t _{PHL1}	"	151	"				"			66				"			OUT	
u	es .	"	152	"				"			44				"		OUT		
u	es .	"	153	"				"			44				"	OUT			
u	66	u	154	"				"			66			OUT	"				
"	44	"	155	"				"			66		OUT		"				
"	t _{PLH2}	"	156	GND	4.5 V	4.5 V	4.5 V	"	4.5 V	4.5 V	IN				"			OUT	
"	es .	"	157	"							44				"		OUT		
u	u	и	158	"				"			66	"			"	OUT			
u	u	и	159	"				"			66	"		OUT	"				
27	"	u	160	"				"			66		OUT		"				
"	tPHL3	"	161	"				"			u				"			OUT	T
u	"	"	162					"			"						OUT		
"	"	"	163	"				"			"					OUT			
и	"	ш	164	"							66			OUT					
"	"	и	165					"			66		OUT		"				
4.4				1			l	1	1	l	l			1	1	1	1	L	_

¹¹ Same tests, terminal conditions and limits as for subgroup 10, except T_C = -55°C.

1/ For subgroups 7 and 8, A = V_{CC} and B = GND.

2/ Output voltages shall be either: (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator (b) $H \ge 1.5 \text{ V}$ and L < 1.5 V when using a high speed checker single comparator.

^{3/} The tests in subgroups 7 and 8 shall be performed in the sequence specified.
4/ Only a summary of attributes data is required.

TABLE III. Group A inspection for device type 03. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

0 1	0	MIL-	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14
Subgroup	Symbol	STD-883 method	Test No.	SIA	SIB	Q _A	Q _B	Q _C	Q _D	GND	CLK	CLR	QE	QF	Q _G	QH	Vcc
1	VoH	3006	1	2.0 V	2.0 V	-0.4 mA	αв	Q()	αD	GND	A <u>1</u> /	4.5 V	G.	- Qr	46	αп	4.5 V
T _C = 25°C	"	"	2	"	"		-0.4mA			"	"	"					"
"	"	"	3					-0.4 mA		"							"
"	44	"	4	"	"				-0.4 mA	"		"					"
ш	"	u	5		"					u		"	-0.4 mA				u
"	"	"	6							"				-0.4 mA			"
u	"	"	7		"					"	"				-0.4 mA		"
74	"	"	8	"	"					"		"				-0.4 mA	"
u	V _{OL}	3007	9	0.8 V	0.8 V	8 mA				и	"	"					"
u	"	"	10		"		8 mA			"		"					"
u	"	"	11		"			8 mA		"	"	"					"
u	"	"	12	"	"				8 mA	"		"					"
u	"	"	13	"	"					"	"	"	8 mA				"
u	"	u	14	"	"					u	"	"		8 mA			"
u	"	"	15		"					u	"	"			8 mA		"
u	"	u	16	•	"					u	"	"				8 mA	u
u	V_{IC}		17	-12 mA						"							"
u	44		18		-12 mA					"							"
ш	66		19							"	-12 mA						"
ű	"		20							и		-12 mA					cc cc
ш	I _{IL1}	3009	21	0.4 V	5.5 V					"							5.5 √
u	"	"	22	5.5 V	0.4 V					u							"
ű	ű	"	23							и	0.4 V						"
"	I _{IL2}	"	24							и		0.4 V					"
	I _{IH1}	3010	25	2.4 V	GND												"
"	"	"	26	GND	2.4 V					"							"
"			27							"	2.4 V						"
u	I _{IH2}	"	28	5.5 V	GND					u							
	"	u	29	GND	5.5 V					"							"
"		"	30							"	5.5 V	0.437					"
"	Інз	"	31							u		2.4 V					"
ii.	I _{IH4}	и	32									5.5 V					11

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14
		method	Test No.	SIA	SIB	Q_A	QB	QC	Q_D	GND	CLK	CLR	QE	QF	Q_G	QH	Vcc
1	los	3011	33	4.5 V	4.5 V	GND				GND	Α	4.5 V					5.5 V
T _C = 25°C	u	"	34	"	"		GND			66	"	"					"
ű	u	íí.	35	"	"			GND		"	"	"					"
ű	u	íí.	36	"	"				GND	"	"	"					"
"	ű	u	37		"					"	"		GND				"
"	ű	u	38		"					"	"			GND			"
"	u	u	39		"					и	"	"			GND		u
74	u	u	40		"					66	"	"				GND	u
и	I _{CC1}	3005	41	GND	GND					66	0.4 V	B <u>2</u> /					и
"	I _{CC2}	3005	42	GND	GND					ű	2.4 V	В					"
2	Same tes	ts, terminal	conditions and	l limits as	for subg	roup 1, e	except T _C	c = +125°	°C and V	IC tests	are omitt	ed.					
3	Same tes	ts, terminal	conditions and	l limits as	for subg	roup 1, e	except To	c = -55° (and Vic	tests ar	e omitted	d.					
7	Truth	3014	43	Α	Α	L	L	L	L	GND	Α	В	L	L	L	L	4.5 V
T _C = 25°C	table	íí.	44	u	44	L	44	44	"	"	Α	Α	u	"	"	44	u
<u>3</u> / <u>6</u> /	test	"	45	u	u	L	u	u	"	"	В	"	u	"	"	"	"
"	<u>5</u> /	u	46	"	"	Н	"	"	"	и	Α	"	"	"	"	"	u
"		"	47	u	u	"	u	u	"	"	В	"	u	"	"	"	u
"	и	u	48	и	и	u	Н	и	u	и	Α	"	и	u	и	"	u
"	•	"	49	и	и	"	и	и	u	и	В	"	и	u	и	"	u
и	и	"	50	и	и	u	и	Н	"	66	Α	"	и	"	и	"	и
u	u	"	51	"	44	u	44	44	"	44	В	44	44	"	"	66	u
и	u	"	52	"	"	"	"	"	Н	"	Α	"	"	"	"	"	u
и	"	"	53	"	"	"	"	"	"	u	В	"	"	"	"	"	"
"	u	u	54	ű	u	u	u	u	"	u	Α	"	Н	"	u	u	"
"	ű	u	55	ű	u	u	u	u	"	u	В	"	u	"	u	u	"
"		u	56	ű	u	u	u	u	"	u	Α	"	u	Н	"	"	"
"		"	57	ű	u	u	u	u	"	u	В	"	u	"	"	"	"
и	и	u	58	и	и	u	и	и	"	u	Α	"	и	"	Н	"	u
и	и	u	59	и	и	u	и	и	"	u	В	"	и	"	u	"	u
и		"	60	и	и	u	и	и	"	u	Α	"	и	"	u	Н	u
"	u	u	61	В	u	u	u	u	"	u	Α	"	u	"	u	"	"
и	и	u	62	и	и	u	и	и	"	u	В	"	и	"	u	"	u
и	"	66	63	66	44	L	44	44	"	44	Α	44	44	"	u	"	u
и	"	66	64	u	u	L	u	u	u	u	В	er.	u	u	u	"	44
		l .	I -	1	l		l	l	l	l	l	1	l	l		ı	ı

56

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
		method	Test No.	SIA	SIB	Q_A	QB	QC	Q_D	GND	CLK	CLR	QE	QF	Q_{G}	QH	Vcc	te
7	Truth	3014	65	В	Α	L	L	Н	Н	GND	Α	Α	Н	Н	Н	Н	4.5 V	
T _C = 25°C	table	и	66	"	"	"	"	"	44	44	В	"	"	"	44	44	"	
<u>3</u> / <u>6</u> /	test	"	67	"	"	44	"	L	44	66	Α	"	"	"	"	"	"	
"	<u>5</u> /	u	68	"	"	"	"	"	"	66	В	"	"	"	"	"	"	
"	"	"	69	66	66	66	"	66	L	"	Α	u	"	"	"	66	44	
u	"	u	70	66	66	66	"	66	66	"	В	"	"	"	"	66	"	
"	"	"	71	44	44	44	"	44	44	"	Α	"	L	44	"	44	"	
"	"	"	72	44	44	44	"	44	44	"	В	"	"	44	"	44	"	
"	u	"	73	u	44	44	"	"	44	ш	Α	44	"	L	44	44	"	
u	u	"	74	"	"	44	"	"	44	66	В	"	"	"	"	"	и	
u	"	"	75	"	"	44	"	"	44	66	Α	"	"	"	L	"		
"	u	u	76	"	"	"	"	"	"	66	В	"	"	"	"		и	
"	"	"	77	"	"	"	"	"	"	66	Α	"	"	"	"	L	"	
"	"	"	78	Α	"	"	"	"	"	66	Α	"	"	"	"	"	"	
"	"	"	79	"	"	"	"	66	"	"	В	"	"	"	"	66	44	
"	"	u	80	66	66	Н	"	66	66	"	Α	"	"	"	"	66	44	
"	"	u	81	66	66	66	"	66	66	"	В	"	"	"	"	66	44	
"	"	"	82	66	66	66	Н	66	66	"	Α	"	"	"	"	66	44	
"	"	u	83	66	"	"	"	44	"	"	В	"	"	"	"	44	"	
"	"	u	84	66	"	"	"	Н	"	"	Α	"	"	"	"	44	"	
"		u	85	"	44	44	44	44	44	"	В	44	44	44	44	44	"	
u	u		86	"	"	44	"	"	Н	"	Α	"	"	"	44	"	"	
"	"	,,	87	"	"	"	"	"	"	66	В	"	"	"	"	"		
"	u	u	88	"	"	"	"	"	"	66	Α	"	Н	"	"	"	и	
u	u	и	89	u	"	"	"	"	"	66	В	"	"	"	"	u	u	
u		и	90	u	"	"	"	"	"	66	Α	"	"	Н	"	u	u	
u			91	u	"	"	"	"	"	66	В	"	"	"	"	u	u	
"	u	u	92	"	"	"	"	"	"	66	Α	"	"	"	Н	"	и	
"	"	44	93	u	**	и	"	66	и	66	В	"	"	"	"	u	"	
"	"	"	94	66	66	66	"	66	66	66	Α	u	"	u	"	Н	"	
"	"	"	95	66	В	66	"	66	66	66	Α	u	"	u	"	"	44	
u	44	u	96	u	66	и	"	44	и	44	В	"	"	"	"	u	"	
u		u	97	u	44	L	44	44	"	"	A	44	44	44	"	u	u	
"		и	98	"	"	L	"	"	44	66	В	"	"	"	"	"	"	
			98			L					٥							1

57

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
		method	Test No.	SI_A	SIB	Q_A	QB	Q_{C}	Q_D	GND	CLK	CLR	QE	Q_{F}	Q_G	QH	Vcc	te
7	Truth	3014	99	Α	В	L	L	Н	Н	GND	Α	Α	Н	Н	Н	Н	4.5 V	
T _C = 25°C	table	u	100	44	44	22	44	Н	22	66	В	22	66	66	66	"	"	
<u>3</u> / <u>6</u> /	test	"	101	44	44	66	44	L	66	"	Α	44	44	44	44	"		
"	<u>5</u> /	ű	102	"	"	"	"	"	"	и	В	"	44	"	44	"	"	
"	"	"	103	44	"	44	"	44	L	и	Α	44	"	44	"	"	"	
u	u	и	104	"	"	"	"	"	"	66	В	"	44	"	44	"	"	
"	"	"	105	"	и	"	"	"	"	66	Α	"	L	"	"	"	"	
"	"	"	106	"	и	"	"	66	"	66	В	"	"	66	"	"	"	
"	"	"	107	"	и	"	"	66	"	66	Α	"	"	L	"	"	"	
"	u	"	108	"	"	66	66	66	66	"	В	66	66	66	66	u	"	
"		"	109	u	"	u	44	44	u	"	Α	44	и	44	L	"	"	
u	u	u	110	44	"	44	44	66	44	"	В	44	44	44	44	"	"	
u	u	u	111	44	"	u	"	и	u	и	Α	"	44	"	44	L	u	
u	"	и	112		Α		"	"	"	66	Α	"	44	"	44	"	"	
u	"	"	113	"	"		"	"	"	66	В	"	44	"	44	"	"	
u	u	и	114	"	"	Н	"	"	"	66	Α	"	44	"	44	"	"	
"	"	"	115	"	и	"	"	44	"	66	В	"	"	"	"	"	"	
u	"	"	116	"	и	"	Н	44	"	66	Α	"	"	"	"	"	"	
"	"	"	117	"	и	"	"	44	"	66	В	"	"	"	"	"	"	
"	"	"	118	"	и	"	"	Н	"	66	Α	"	"	"	"	"	"	
u	"	u	119	"	"	"	"	и	"	66	В	"	"	"	"	"	"	
"	"	"	120	"	и	"	"	44	Н	66	Α	"	"	"	"	"	"	
"	"	"	121	"	ш	"	"	66	"	"	В	66	"	66	"	"		
"	"	44	122	u	u	u	**	66	u	66	Α	66	Н	66	"	"	"	
u	"	u	123	u	"	u	66	66	u	44	В	22	и	44	и	u	"	
66		u	124	u	"	u	66	66	u	44	Α	22	и	Н	и	u	"	
66		"	125	u	"	u	66	66	u	44	В	22	и	44	и	u	"	
"	u	u	126	44	44	66	44	66	66	"	Α	44	44	66	Н	"	"	
"	"	u	127	"	"	u	66	44	u	"	В	44	ű	44	ű	"	u	
"		"	128	44	44	66	44	66	66	"	Α	44	44	66	44	Н	"	
"	"	u	129	В	В	u	66	44	u	"	Α	44	ű	44	ű	"	u	
ш	u	и	130	u	"	u	"	"	u	66	В	"	"	"	"	"	"	
u	"	u	131	"	и	L	"	44	"	66	Α	"	"	"	"	"	"	
u	"	44	132	u	u	L	u	"	"	u	В	66	ш	es.	ш	u	"	

58

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Subgroup	Symbol	method	Test No.	SIA	SIB	Q _A	Q _B	QC	QD	GND	CLK	CLR	QE	Q _F	Q _G	QH	Vcc	1
7	Truth	3014	133	В	В	L	L	Н	Н	GND	Α	Α	Н	Н	Н	Н	4.5 V	Ī
T _C = 25°C	table	"	134	u	u	"	"	Н	66	"	В	44	66	44	44	u	44	
<u>3</u> / <u>6</u> /	test	"	135	"	"	"	"	L	"	"	Α	"	"	"	"	"		
"	<u>5</u> /	"	136	"	"	"	"	"	"	"	В	"	"	"	"	"	"	
"		"	137	"	"	"	"	"	L	"	Α	"	"	"	"	"	"	
"	и	"	138	"	44	u	"	"	"	"	В	u	"	"	"	"	"	
u		"	139	"	"	"	"	"	"	"	Α	"	L	"	"	"	"	
u	и	"	140	"	"	u	u	"	"	44	В	"	"	"	"	"	"	
u	и	"	141	"	"	u	u	"	"	44	Α	"	"	L	"	"	"	
u	"	"	142	ш	u	u	"	u	"	44	В	"	"	"	"	u	"	
u	"	"	143	ш	u	u	"	u	"	44	Α	"	"	"	L			
u	"	u	144	ш	u	u	"	u	"	44	В	"	"	"	"		"	
u	"	u	145	ш	u	u	"	u	"	44	Α	"	"	"	"	L	"	
u	"	u	146	Α	Α	"	"	u	"	44	Α	"	"	"	"	u	"	
u	"	"	147	ш	u	"	"	u	"	44	В	"	"	"	"	u	"	
и	"	"	148	и	и	Н	u	и	66	"	Α	66	66	"	"	u	u	
u	"	u	149	ш	u	u	"	u	"	44	В	"	"	"	"	u	"	
u		"	150	u	u	"	Н	u	66	и	Α	44	66	44	44	u	44	
u	u	u	151	u	u	"	"	u	66	и	В	44	66	44	44	u	44	
u	u	u	152	u	u	"	"	Н	66	и	Α	44	66	44	44	u	44	
u		u	153	u	u	"	"	u	66	и	В	44	66	44	44	u	44	
u	u	"	154	u	u	"	"	u	н	44	Α	44	66	44	44	u	44	
u	"	"	155	u	u	u	"	u	и	44	В	44	u	44	44	u	"	
и	u	"	156	u	"	u	44	u	u	"	Α	"	Н	"	"	u	u	
u	u	"	157	u	"	u	"	u	u	44	В	44	и	44	44	u	"	
u		"	158	u	"	u	"	u	u	44	Α	44	u	Н	44	u	"	
u			159	"	"	44	44	"	44	"	В	44	44	"	"	u	"	
"	u	"	160	u	"	u	44	u	u	"	Α	"	u	"	Н	u	u	
"	u	"	161	u	"	u	44	u	u	"	В	"	u	"	"	u	u	
"			162	u	"	u	44	u	u	"	Α	"	u	44	44	Н	"	
"	u	ш	163	"		L	L	L	L	"	Α	В	L	L	L	L	и	
8	Repeat su	ubgroup 7 at	t T _C = +125° C	and T _C	= -55° C.					•						•	•	4

59

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
Cu2g.cup	C)	method	Test No.	SIA	SIB	QA	QB	QC	Q_D	GND	CLK	CLR	QE	QF	Q_G	QH	Vcc	te
9	f _{MAX}	(Fig 6)	164	IN	IN					GND	IN	4.5 V				OUT	5.0 V	
T _C = 25°C	t _{PHL1}	3003	165			OUT				"	GND	IN					"	
"	"	(Fig 6)	166				OUT			"	"	"					"	
"	"	u	167					OUT		"	"	"					"	
u	"	u	168						OUT	"	"	"					"	
"	"	u	169							66	"	"	OUT				"	
u	"	u	170							66	"	"		OUT			"	
74	"	u	171							66	"	"			OUT		"	
74	и	"	172							44	"					OUT	"	
"	t _{PLH2}	=	173	IN	IN	OUT				66	IN	4.5 V					44	T
es .	u	"	174	"	"		OUT			u	"	"					"	
es .	u	и	175	"	"			OUT		u	"	"					"	
"	"	u	176		"				OUT	"	"	"					"	
"	u	и	177	"	"					44		"	OUT				"	
"	"	u	178		"					"		"		OUT			"	
11	"	u	179		"					"		"			OUT		"	
76	"	u	180		"					"	"					OUT	"	
"	tPHL2	"	181	"	"	OUT				"	"	"					"	
"	"	"	182		"		OUT			"	"	"					"	
"	"	u	183		"			OUT		"	"	"					"	
"	"	u	184		"				OUT	"	"	"					"	
"	"	u	185		"					"		"	OUT				"	
"	"	u	186		"					"		"		OUT			"	
16	"	u	187		"					"	"				OUT		"	
11	ű	u	188	"	"					"	"	"				OUT	"	
10	f _{MAX}	(Fig 6)	189	IN	IN					"	"	"				OUT	"	
T _C = 125°C	t _{PHL1}	3003	190			OUT				"	GND	IN					"	
ű	"	(Fig 6)	191				OUT			"	"	"					"	
"	"	u	192					OUT		"	"	"					"	
"	"	u	193						OUT	"	"	"					"	
"	"	u	194							"	"		OUT				"	
"	"	u	195							"	"	"		OUT			"	
76	"	u	196							"	"	"			OUT		"	
16	"	u	197							"	"					OUT	"	

TABLE III. Group A inspection for device type 03 - Continued. Terminal conditions (pins not designated may be H > 2.0 V or L < 0.8 V or open).

Subgroup	Symbol	MIL- STD-883	Cases A, B, C, D	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
		method	Test No.	SIA	SIB	Q _A	QB	QC	Q_D	GND	CLK	CLR	QE	QF	Q _G	QH	V _C C	te
10	t _{PLH2}	3003	198	ZI	IN	OUT				GND	IN	4.5 V					5.0 V	
T _C = 125°C	ű	(Fig 6)	199	"			OUT			"		"					"	
и	ű	"	200	"				OUT		"							"	
"	u	"	201	"	"				OUT	"	"	"					"	
"	"	u	202		"					u	"		OUT				66	
и	"	u	203		"					u	"	"		OUT			66	
16	"	u	204		"					u	"	"			OUT		66	
74	"	u	205	"	"					u	"	"				OUT	и	
"	tPHL2	"	206	"	=	OUT				ee	"						u	
и	"	"	207		"		OUT			66	"	"					66	
и	"	u	208		"			OUT		66	"	"					66	
и	"	u	209		"				OUT	66	"	"					66	
"	"	u	210		"					u	"		OUT				66	
u	"	и	211	"						"	"	"		OUT			66	
76	"	и	212	"						"	"	"			OUT		66	
74	"	u	213	"	"					u	"	"				OUT	и	
11	Same tes	sts, terminal	conditions and	d limits a	s for sub	group 10	, except	T _C = -55	° C.	-	-	•	•	•	•			•

- 1/A = normal clock pulse, except for subgroups 7 and 8 (see 3/).
- 2/ B = momentary GND, then 4.5 V to clear register prior to test, except for subgroups 7 and 8 (see 3/).
- 3/ For subgroups 7 and 8, A = V_{CC} and B = GND.

- 4/ Output voltages shall be either:
 - (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator, or
 - (b) $H \ge 1.5 \text{ V}$ and L < 1.5 V when using a high speed checker single comparator.
- 5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- 6/ Only a summary of attributes data is required.
- $\underline{7}$ / For schematics incorporating 4.5 k Ω base resistors, the minimum and maximum limits shall be -0.6 and -1.5 mA, respectively. For schematics incorporating 6 k Ω base resistors, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively.
- 8/ For device type 03, schematic circuits A, D, E and F, the minimum and maximum limits shall be -0.7 and -1.6 mA, respectively. For schematic circuit B, the minimum and maximum limits shall be -0.8 and -2.6 mA, respectively. For schematic circuit C, the minimum and maximum limits shall be -0.6 and -1.5 mA, respectively.
- 9/ For device type 03, schematics circuits A, C, D, E and F, the maximum limits shall be 40 μA. For schematic circuit B, the maximum li
- 10/ For device type 03, schematics circuits A, C, D, E and F, the maximum limits shall be 100 μA. For schematic circuit B, the maximum

TABLE III. Group A inspection for device type 04. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

																			_
		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	Е	F	G	Н	QН	GND	QH	SI	Α	В	С	D	CLKI	١
1	V_{OH}	3006	1	0.8 V					2.0 V		GND	8 mA							4
T _C = 25°C	V_{OH}	3006	2	"					0.8 V	8 mA	"								
и	V _{OL}	3007	3	"					2.0 V	16 mA	"								
u	V_{OL}	3007	4	"					0.8 V		"	16 mA							
"	V _{IC}		5	-12 mA							"								
"	"		6		-12 mA						"								
"	u		7								"		-12 mA						
16	u		8								"							-12 mA	
ű	u		9								"			-12 mA					
u	"		10								"				-12 mA				
u	"		11								"					-12 mA			
u	u		12								"						-12 mA		
u	u		13			-12 mA					"								
u	u		14				-12 mA				"								
"	"		15					-12 mA			"								
"	"		16						-12 mA		"								
u	I _{IL1}	3009	17	0.4 V	4.5 V						"							4.5 V	5
u	I _{IL2}	ec .	18								"		0.4 V						
"	u	u	19	4.5 V							"							0.4 V	
"	"	"	20	GND							"			0.4 V					
"	u	u	21								"				0.4 V				
"	u	u	22								"					0.4 V			
"	"	ű	23								"						0.4 V		
"	"	ű	24			0.4 V					"								
"	"	u	25	"			0.4 V				"								
u	"	"	26	"				0.4 V			"								
"	"		27						0.4 V		"								
"	I _{IL3}	u	28	4.5 V	0.4 V						"								

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	Е	F	G	Н	QН	GND	QH	SI	А	В	С	D	CLKI	\
1	l _{IH1}	3010	29	0.2	02.1						GND		2.4 V	,				02.11	5
T _C = 25°C	"	66	30	GND														2.4 V	
"	"	44	31	5.5 V							"			2.4 V					
и	"	66	32	"							"				2.4 V				
и	u	"	33	"							"					2.4 V			
и	u	u	34														2.4 V		
u	ű	"	35			2.4 V													
u	u	u	36	"			2.4 V				"								
"	u	u	37	"				2.4 V			"								
"	u	u	38	"					2.4 V		"								
"	"	44	39	GND	2.4 V						"								
"	I _{IH2}	"	40								"		5.5 V						
"	"	44	41	GND							"							5.5 V	
и	u	66	42	5.5 V							"			5.5 V					
и	u	u	43	"							"				5.5 V				
и	u	u	44	"							"					5.5 V			
и	u	u	45	"							"						5.5 V		
ш	u	ű	46	"		5.5 V					"								
u	ű	"	47	"			5.5 V				"								
u	ű	"	48	"				5.5 V			"								
u	u	u	49	"					5.5 V		"								
u	u	u	50	GND	5.5 V						"								
ш	I _{IH3}	ű	51	2.4 V	GND						"							GND	
ш	I _{IH4}	u	52	5.5 V	GND						"							GND	
и	los	3011	53	C <u>1</u> /	4.5 V				4.5 V		"	GND						4.5 V	
"	los	3011	54	C <u>1</u> /	4.5 V				GND	GND	"							4.5 V	
"	Icc	3005	55	C <u>1</u> /	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V		"		GND	4.5 V					
2	Same tes	ts, terminal	conditions and	limits as	for subg	roup 1, e	except To	= +125	°C and V	_{IC} tests a	are omitte	ed.	•						_
3			conditions and																
7	Truth	3014	56	В	В	В	В	В	В	Н	GND	L	Α	В	В	В	В	В	4
T _C = 25°C	table	44	57	Α	В	В	В	В	В	"	"	"	"	В	В	В	В		
<u>2</u> / <u>5</u> /	test	44	58	"	Α	Α	Α	Α	Α	"	"	"	"	Α	Α	Α	Α	"	
u	<u>4</u> /	66	59	"	В	Α	Α	Α	Α	"	"	"	"	Α	Α	Α	Α	"	

o,

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	Ī
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	Е	F	G	Н	QH	GND	QH	SI	А	В	С	D	CLKI	
7	Truth	3014	60	A	A	A	A	A	Α	Н	GND	L	A	Α	A	A	A	В	T
T _C = 25°C	table	u	61	"	В	"	"			"	"	"	"	"	"	"	"	"	
<u>2</u> / <u>5</u> /	test	44	62	"	Α		"	"	"	"	"		"			"	"	"	
"	<u>4</u> /	44	63	"	В		"	"	"	"	"		"			"	"	"	
"	-	66	64	"	Α	"	"	"	"	"		"	"	"	"	"	"	"	
"	"	"	65	"	В	"	"			"		"		"	"			**	
и	"	"	66	"	Α	"	"			"		"		"	"			**	
"	"	"	67	"	В	"	"			"		"		"	"			**	
"	"	u	68		Α	"						"		"				"	
"	"	"	69	"	В	"	"			"		"		"	"			**	
"	"	"	70		Α	"	"			"		"							
и	"	"	71		В	"	"			"		"							
	"	"	72		Α	"				L		Н	Α	"					
"	"	"	73		В	"	"					"	В						
и	"	"	74		Α	"	"					"	В						
"	"	"	75		В	"	"					"	Α						
"	"	"	76		Α	"	"					"	Α						
и	"	"	77		В	"	"					"	В						
"	"	"	78		Α	"	"					"	В						
"	"	"	79		В	"	"					"	Α						
"	"	"	80		Α	"	"					"	Α						
	"	"	81		В	"	"					"	В						
u	"	"	82		Α	"	"						В						
	"	u	83		В	"							Α					"	
	"	u	84		Α	"							Α					"	
u	"	u	85		В	"							В					"	
"	"	u	86	"	Α	"	"	"	"	"		"	В	"	"	"	"		
"	"	u	87	"	В	"	"	"	"	"		"	Α	"	"	"	"		
и	"	"	88	"	Α	"	"			Н		L		"	"		"		
"	"	"	89	"	Α	"	"			"		"		"	"		"		
"	"	"	90	"	Α	"	"			"		"		"	"		"	Α	
и	"	"	91	"	В	"	"			"		"		"	"		"		
и	"	"	92	"	Α	"	"			"		"		"	"		"		
"	"	44	93	"	В	"	"	"	"	"	"	"	"	"	"		"	"	
"	"	44	94	"	Α	"	"	"	"	"	"		"	"	"				

64

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	E	F	G	Н	QН	GND	QH	SI	А	В	С	D	CLKI	Ĺ
7	Truth	3014	95	Α	В	Α	Α	Α	Α	Н	GND	L	В	Α	Α	Α	Α	В	
T _C = 25°C	table	u	96	"	Α	"	"	"	"	L	"	Н	В	"	"	"		•	
<u>2</u> / <u>5</u> /	test	u	97	"	В	"	"	"	"	L	"	Н	Α	"	"	"		•	
ш	<u>4</u> /	u	98	"	Α	"	"	"	"	Н	"	L	Α	"	"	"		•	
"	"	u	99	"	В	"	"	"	"	Н	"	L	В	"	"	"		•	
"	"	u	100	"	Α	"	"	"	"	L	"	Н	В	"	"	"		"	
"	"	u	101	"	В	"	"	"	"	L	"	Н	Α	"	"	"		"	
"	"	u	102	"	Α	"	"	"	"	Н	"	L	Α	"	"	"		"	
"	"	u	103	"	В	"	"	"	"	Н	"	L	В	"	"	"		"	
"	"	u	104	"	Α	"	"	"	"	L	"	Н	В	"	"	"		"	
"	"	u	105	"	В	"	"	"	"	L		Н	Α	"	"	"			
u	"	u	106	"	Α	"	"	"	"	Н		L	Α	"	"	"			
	"	u	107	"	В	"	"	"	"	Н		L	В	"	"	"			
"	"	u	108	"	Α	"				L	"	Н	В	"	"				
"	"	u	109	В	В	"	В		В	Н	"	L	Α	"	В		В		
	"	u	110	"	Α	"	"	"	"	"	"	"	"	"	"				
"	"	u	111	"	В	"	"	"	"	"	"		"		"	"		"	
u	"	u	112	"	Α	"	"	"	"	"	"	"	"	"	"				
	"	u	113	"	В	"	"	"	"	"	"	"	"	"	"				
"	"	u	114	"	Α	"	"	"	"	"	"	"	"	"	"			Α	
	"	u	115	Α	Α	"	"	"	"	"	"	"	"	"	"			Α	
"	"	u	116	"	В	"	"	"		"	"		В	"	"			В	
u	"	u	117	"	Α	"	Α		Α	L	"	Н	В	"	Α		Α		
"	"	u	118	"	В	"				L	"	Н	Α	"	"				
"	"	u	119	"	Α	"				Н	"	L	Α	"	"				
ш	"	u	120	"	В	"	"			Н	"	L	В	"	"				
	"	u	121	"	Α	"				L	"	Н	В	"	"				
"	"	u	122	"	В	"				L	"	Н	Α	"	"				
u	"	u	123	"	Α	"	"	"	"	Н	"	L	Α	"	"	"		"	
"	"	"	124	"	В	"	"	"	"	Н	"	L	В	"	"	"	"	"	
"	"	u	125	"	Α	"	"	"		L	"	Н	В	•	"	"	"	"	
u	"	"	126	"	В	"	"	"	"	L	"	Н	Α	"	"	"	"	"	
"	"	u	127	"	Α	"	"	"		Н	"	L	Α	"		"	"	"	
"	"	u	128	"	В	"	"	"		Н	"	L	В	"		"	"	"	
ш	"	u	129	"	Α	"	"			L	"	Н	В	"	"				l

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	E	F	G	Н	QН	GND	QH	SI	Α	В	С	D	CLKI	١
7	Truth	3014	130	Α	В	Α	Α	Α	Α	L	GND	Н	Α	Α	Α	Α	Α	В	4
T _C = 25°C	table	"	131	"	Α	Α	"	Α	"	Н	"	L	"	"	"	"	"	"	
<u>2</u> / <u>5</u> /	test	66	132	В	В	В	"	В	"	L	"	Н	"	В	"	В	"	"	
u	<u>4</u> /	66	133	"	Α	"	"	"	"	"	"	"	"		"	"	"	"	
"	"	66	134	"	В	"	"	"	"	"	"	"	"		"	"	"	"	
"		u	135	"	Α	"	"	"	"	"			"		"	"	"	"	
u	"	66	136	"	В	"	"	"	"	"	"	"	"		"	"	"	"	
"	"	66	137	"	Α	"	"	"	"	"	"	"	"		"	"	"	Α	
"		u	138	Α	Α	"	"	"	"	"			"		"	"	"	Α	
"		u	139	"	В	"	"	"	"	"			В		"	"	"	В	
"		u	140	"	Α	Α	"	Α	"	Н		L	"	Α	"	Α	"	"	
и		u	141	"	В	"	"	"	"	Н		L	"		"	"	"	"	
"		u	142	"	Α	"	"	"	"	L		Н	"		"	"	"	"	
"	"	66	143	"	В	"	"	"	"	L		Н	"		"	"	"	"	
u	"	66	144	"	Α	"	"	"	"	Н	"	L	"		"	"	"	"	
"	"	44	145	"	В	"	"	"	"	Н	"	L	"	"	"	"	"	"	
"	"	44	146	"	Α	"	"	"	"	L	"	Н	"	"	"	"	"	"	
"	"	44	147	"	В	"	"	"	"	L	"	Н	"	"	"	"	"	"	
"	"	44	148	"	Α	"	"	"	"	Н	"	L	"	"	"	"	"	"	
"	"	44	149	"	В	"	"	"	"	Н	"	L	"	"	"	"	"	"	
"	"	44	150	"	Α	"	"	"	"	L	"	Н	"	"	"	"	"	"	
"	"	44	151	"	В	"	"	"	"	L	"	Н	"	"	"	"	"	"	
"	"	44	152	"	Α	"	"	"	"	Н	"	L	"	"	"	"	"	"	
"	"	44	153	"	В	"	"	"	"	"	"	"	"	"				"	
"	"	44	154	"	Α	"	"	"	"	"	"	"	"	"	"	"	"	"	
"	"	44	155	"	В	"	"	"	"	"	"	"	"	"	"	"	"	"	
"	"	u	156	"	Α	"	"	"				"			"	"		"	
"	"	u	157	"	В	"	"	"				"			"	"		"	
"	"	u	158	"	Α	"	"	"				"			"	"		"	
"	"	44	159	"	В	"	"	"	"	"	"	"	"	"	"	"	"	"	
"	"	"	160	"	Α	"	"	"	"	"		"	"	"			"	"	
и	"	"	161	"	В	"	"	"	"	"		"	"	"			"	"	
и	"	"	162	"	Α	"	"	"	"	"		"	"	"			"	"	
"	"	"	163	"	В	"	"	"	"	"		"	"	"			"	"	
u	"	44	164	"	Α	"	"	"	"	"	"	"	"	"	"	"	"	"	

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

MIL- Cases E, F 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Symbol	STD-883 method	Test No.	S/L	CLK	Е	F	G	Ι	H	GND	QH	SI	А	В	С	D	CLKI	,
Truth	3014	165	Α	В	Α	Α	Α	Α	Н	GND	L	Α	Α	Α	Α	Α	В	4
table	"	166		Α	"	"	"			"		"	"	"	"	"		
test	"	167		В	"	"	"			"		"	"	"	"	"		
<u>4</u> /	"	168		Α	"	"	"			"		"	"	"	"	"		
"	"	169	В	В	"	"	"	"	L	"	Н	"	"	"	"	"		
"	"	170	Α	В	"	"	"			"		"	"	"	"	"		
"	"	171	"	Α	"	"	"	"	"	"	"	"	"	"	"	"		
	"	172		В	"							В			"	"		
	"	173		Α	"										"	"		
	"	174		В	"										"	"		
	"	175		Α	"										"	"		
	"	176		В	"										"	"		
"	"	177		Α	"	"	"			"		"	"	"	"	"		
"	"	178		В	"	"	"			"		"	"	"	"	"		
"	"	179		Α	"	"	"			"		"	"	"	"	"		
	"	180		В	"										"	"		
	"	181		Α	"										"	"		
	"	182		В	"										"	"		
	"	183		Α	"										"	"		
	"	184	В		"			В	Н		L				"	"		
"	"	185	Α	"	"	"	"	В	Н	"	L	"	"	"	"	"		
"	"	186	В	"	"	"	В	Α	L	"	Н	"	"	"	"	"		
"	"	187	Α	"	"	"	В	Α	L	"	Н	"	"	"	"	"		
Repeat su	ıbgroup 7 a	t T _C = +125° C	and T _C	= -55° C.														
f _{MAX}	(Fig 7)	188	IN	IN	GND	GND	GND	GND		GND	OUT	IN	GND	GND	GND	GND	GND	5
t _{PLH1}	3003	189	IN	GND	GND	GND	GND	IN		"	OUT		GND	GND	GND	GND	GND	
tpHI 1	(Fig 7)	190	IN	GND	GND	GND	GND	IN	OUT				GND	GND	GND	GND	GND	
	"	191	5.0 V	IN							OUT	IN					IN	
	"								OUT									
	u				CND	CND	CND	INI			OUT		CND	CND	CND	CND		╁
	"			GIND "	GIND "	GIND "	GND "	IIN "				GIND "	"	"		"	GND "	
	u								OL IT		001							
tPLH4												-	-	"				
tPHL4	"	196	"	"	"	"	"	"	OUT	"		"	"	"	"	"	"	
	Truth table test 4/" "" "" "" "" "" "" "" "" "" "" "" "" "	Truth 3014 table " test " 4/ " " " " " " " " " " " " " " " " " " "	Symbol STD-883 method Test No. Truth 3014 165 table " 166 test " 168 " " 169 " " 170 " " 171 " " 173 " " 174 " " 175 " " 177 " " 179 " " 180 " " 181 " " 183 " " 183 " " 184 " " 185 " " 186 " " 187 Repeat subgroup 7 at T _C = +125° C 190 tpli (Fig 7) 190 tpli " 191 tpli " 192 tpli " 193 tp	Symbol STD-883 method Test No. S/L Truth table 3014 165 A test "166 " 167 " 4/ "168 " 168 " " "169 B " 170 A " " 171 " " 171 "	Symbol STD-883 method Test No. S/L CLK Truth 3014 165 A B table " 166 " A test " 167 " B " " 168 " A " " 169 B B " " 170 A B " " 171 " A " " 172 " B " " 173 " A " " 174 " B " " 176 " B " " 177 " A " " 179 " A " " 180 " B " " 182 " B " " 183 " A "	Symbol STD-883 method Test No. S/L CLK E Truth 3014 165 A B A table " 166 " A " test " 167 " B " " " 168 " A " " " 169 B B " " " 170 A B " " " 171 " A " " " 172 " B " " " 173 " A " " " 174 " B " " " 175 " A " " " 176 " B " " " 177 " A " " " 180 " B	Symbol STD-883 method Test No. S/L CLK E F Truth 3014 165 A B A A test " 166 " A " " 4/ " 168 " A " " " 169 B B " " " 170 A B " " " 171 " A " " " 172 " B " " " 173 " A " " " 174 " B " " " 175 " A " " " 176 " B " " " 177 A " " " " 180 " B " " "	Symbol ruth STD-883 method Test No. S/L CLK E F G Truth table 3014 165 A B A <t< td=""><td> STD-883 method Test No. S/L CLK E F G H </td><td> Symbol STD-883 method method Test No. S/L CLK E</td><td> Symbol STD-883 Test No. S/L CLK E F G H QH GND </td><td>Truth</td><td>Truth 3014 165 A B A <t< td=""><td>Truth</td><td>Truth</td><td> Truth Method Test No. S/L CLK E F G H QH GND QH SI A B C CLK SI CLK CLK E F G H QH GND CL A A A A A A A A A </td><td> Method Test No. S.L C.LK E F G H OH OH ORD OH SI A B C D </td><td> Truth</td></t<></td></t<>	STD-883 method Test No. S/L CLK E F G H	Symbol STD-883 method method Test No. S/L CLK E	Symbol STD-883 Test No. S/L CLK E F G H QH GND	Truth	Truth 3014 165 A B A <t< td=""><td>Truth</td><td>Truth</td><td> Truth Method Test No. S/L CLK E F G H QH GND QH SI A B C CLK SI CLK CLK E F G H QH GND CL A A A A A A A A A </td><td> Method Test No. S.L C.LK E F G H OH OH ORD OH SI A B C D </td><td> Truth</td></t<>	Truth	Truth	Truth Method Test No. S/L CLK E F G H QH GND QH SI A B C CLK SI CLK CLK E F G H QH GND CL A A A A A A A A A	Method Test No. S.L C.LK E F G H OH OH ORD OH SI A B C D	Truth

TABLE III. Group A inspection for device type 04 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	S/L	CLK	E	F	G	Н	ŪН	GND	Q _H	SI	А	В	С	D	CLKI	١
10	f_{MAX}	(Fig 7)	197	IN	IN	GND	GND	GND	GND		GND	OUT	IN	GND	GND	GND	GND	GND	5
T _C = 125°C	tPLH1	3003	198	IN	GND	GND	GND	GND	IN		"	OUT		GND	GND	GND	GND	GND	
"	t _{PHL1}	(Fig 7)	199	IN	GND	GND	GND	GND	IN	OUT	"			GND	GND	GND	GND	GND	
u	tPLH2	"	200	5.0 V	IN						"	OUT	IN					IN	
"	t _{PHL2}	"	201	5.0 V	IN					OUT	"		IN					IN	
"	t _{PLH3}	"	202	GND	GND	GND	GND	GND	IN		"	OUT	GND	GND	GND	GND	GND	GND	
44	t _{PHL3}	"	203	"	"	"	"	"	"		"	OUT	"	"	"	"	"	"	
"	tPLH4	u	204	"	"	"	"	"	"	OUT	"		"	"	"	"	"	"	
"	t _{PHL4}	"	205	"	"	"	"	"	"	OUT	"		"	"	"	"	"	"	
11	Same tes	sts, termina	I conditions, ar	nd limits a	as for sub	group 10), except	T _C = -55	5° C.										

- 1/ C = after all other input conditions, but prior to measurement, apply momentary GND, then 4.5 V.
- 2/ For subgroups 7 and 8, A = V_{CC} and B = GND.
- 3/ Output voltages shall be either:
 - (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator, or
 - (b) $H \ge 1.5 \text{ V}$ and L < 1.5 V when using a high speed checker single comparator.
- 4/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- 5/ Only a summary of attributes data is required.
- 6/ For device type 04, schematics incorporating a 4 kΩ base resistor in the clock input circuit, the minimum and maximum limits shall be -0. For schematics incorporating a 6 kΩ base resistor in the clock input circuit, the minimum and maximum limits shall be -0.4 and -1.3 mA,

TABLE III. Group A inspection for device type 05. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883 method	Test No.	CLR	SR	Α	В	С	D	SL	GND	S0	S1	CLK	Q _D	QC	Q _B	Q _A	
1	VoH	3006	1	2.0 V		2.0 V	2.0 V	2.0 V	2.0 V		GND	2.0 V	2.0 V	A <u>1</u> /				-0.8 mA	4
T _C = 25°C	"	3006	2				"	"	"		"	"					-0.8 mA		
"	"	"	3				"	"	"		"	"				-0.8 mA			
"	"	"	4	"		"	"	"	"		"	"	"	"	-0.8 mA				
u	V _{OL}	3007	5	"		0.8 V	0.8 V	0.8 V	0.8 V		"	"	"	"				16 mA	
"	"	"	6	"		"	"	"	"		"	"	"	"			16 mA		
u	"	"	7	"		"	"	"	"			"	"	"		16 mA			
74	и	"	8	"		"	"	"	"		"	"	"	"	16 mA				
"	Vic		9	-12 mA							"								
u	"		10		-12 mA						"								
u	"		11			-12 mA					"								
u	es .		12				-12 mA				"								
u	es .		13					-12 mA			"								
"	u		14						-12 mA		"								
"	"		15							-12 mA	"								
"			16									-12 mA							
u	"		17										-12 mA						
ш	"		18								"			-12 mA					
u	l _{IL1}	3009	19	0.4 V							"								5
u	"	"	20		0.4 V						"		GND						
и	u	u	21			0.4 V					"	5.5 V	5.5 V						
"	u	"	22				0.4 V				"	"	"						
"	u	"	23					0.4 V			"	"	"						
u	"	"	24						0.4 V		"	"	"						
u	"	"	25							0.4 V	"	GND	"						
u	I _{IL2}	"	26								"	0.4 V							
u	I _{IL2}	"	27								"		0.4 V						
u	I _{IL3}	и	28	5.5 V							"			0.4 V					

69

TABLE III. Group A inspection for device type 05 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Subgroup	Symbol	STD-883 method	Test No.	CLR	SR	А	В	С	D	SL	GND	S0	S1	CLK	Q_D	Q _C	Q _B	QA
1	I _{IH1}	3010	29	2.4 V							GND							
T _C = 25°C	"	"	30		2.4 V								5.5 V					
"	"	"	31			2.4 V						GND	GND					
"	u	"	32				2.4 V											
"	u	"	33					2.4 V										
"	u	"	34						2.4 V									
"	"	"	35							2.4 V		5.5 V						
"	"	"	36									2.4 V						
"	"	"	37								"		2.4 V					
"			38											2.4 V				
"	I _{IH2}	"	39	5.5 V							"							
"	"	"	40		5.5 V						"		5.5 V					
"	"	"	41			5.5 V					"	GND	GND					
"	"	"	42				5.5 V				"	"	"					
"	"	"	43					5.5 V			"	"	"					
"	u	"	44						5.5 V									
"	"	"	45							5.5 V		5.5 V						
"	"	"	46									5.5 V						
"	"		47										5.5 V					
"	"	"	48											5.5 V				
"	los	3011	49	5.5 V		5.5 V	5.5 V	5.5 V	5.5 V		"	5.5 V	5.5 V	Α				GND
"	"		50														GND	
"	u	"	51			"										GND		
"	ű	u	52			"									GND			
"	Icc	3005	53	"	5.5 V	GND	GND	GND	GND	5.5 V	"	"	"	"				
2		ts, terminal	conditions, and	l limits as	s subgrou	up 1 exce	ept T _C =	125°C ar	nd V _{IC} tes	sts are or	mitted.	•	•	•	•	•	•	
3			conditions, and															
7	Truth	3014	54	B <u>2</u> /	B <u>2</u> /	A <u>1</u> /	B <u>2</u> /	A <u>1</u> /	B <u>2</u> /	B <u>2</u> /	GND	A <u>1</u> /	A <u>1</u> /	A <u>1</u> /	L	L	L	L
T _C = 25°C	table		55	A	,-	-	-					-	-	Α		L		L
<u>3</u> / <u>6</u> /	test		56	"	"	"	"	"	"	"	"	"	"	В	"	L	"	L
	<u>5</u> /		57	"		"	"							Α		Н		Н
"	-		58	"	"	В	Α	В	Α	"	"	"	"	Α	"	Н	"	Н
"	"		59	"		В		В						В		Н		Н
"			60	"		В		В				"		Α	Н	L	Н	L
0 61			vice type Of														1	

70

TABLE III. Group A inspection for device type 05 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Subgroup	Symbol	STD-883 method	Test No.	CLR	SR	А	В	С	D	SL	GND	S0	S1	CLK	Q _D	Q _C	Q _B	Q _A
7	Truth	3014	61	Α	В	Α	Α	Α	Α	В	GND	Α	Α	Α	Н	L	Н	L
T _C = 25°C	table		62											В		L		L
<u>3</u> / <u>6</u> /	test	"	63	"		"			"	"				Α		Н		Н
	<u>5</u> /	"	64						"	"		В	В	Α				"
u	-	"	65	"	"		В	"	В	"	"	"	"	Α				
u	"	"	66	"	"			"	"	"	"	"	"	В				
"		"	67								"	"		Α	"	"	"	"
"		"	68	В	"	"		"	"	"	"	"			L	L	L	L
u	"	"	69	Α	"	"		"	"	"	"	"			"	"	"	"
u		"	70	"	"	"	Α	"		Α	"				"	"	"	"
u	"	"	71	"	"	"		"			"	"		В	"	"	"	"
u		"	72								"	"		Α	"	"	"	"
u		"	73	"	"	"		"	"	"	"	Α		Α	"	"	"	"
u	"	"	74	"	Α	В	В	В		В	"			Α	"	"	"	"
u		"	75	"	Α	"		"	"	"	"	"		В	"	"	"	"
u	"	"	76	"	Α	"		"	"	"	"	"		Α	"	"	"	Н
u		"	77		В						"	"		Α	"	"	"	Н
u		"	78	"	В	"		"	"	"	"	"		В	"	"	"	Н
u	"	"	79	"	В	"		"	"	"	"	"		Α	"	"	н	L
"	"	"	80		Α	"		"	"	"		"		Α	"	"	н	L
u	"	"	81	"	Α	"		"	"	"	"	"		В	"	"	н	L
u		"	82	"	Α	"		"	"	"	"	"		Α	"	н	L	Н
u	"		83		В									Α		н	L	Н
u	"	"	84	"	В	"		"	"	"	"	"		В	"	н	L	Н
u	"		85		В									Α	н	L	н	L
u	"		86		Α									Α	н	L	н	L
"	"	"	87		Α	"		"	"	"		"		В	н	L	н	L
u	"		88		Α									Α	L	н	L	Н
"	"		89		В									Α	L	Н	L	Н
"			90		"									В	L	Н	L	Н
u	"		91										"	A	Н	L	Н	L
"			92										"	В	Н	L	Н	-
u	"		93										"	A	L	Н	L	
u	"		94											В	L	Н	-	"

71

TABLE III. Group A inspection for device type 05 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Subgroup	Symbol	STD-883 method	Test No.	CLR	SR	Α	В	С	D	SL	GND	S0	S1	CLK	Q_D	Q _C	Q _B	Q _A
7	Truth	3014	95	Α	В	В	В	В	В	В	GND	Α	В	Α	Н	L	L	L
T _C = 25°C	table	"	96	"	"	"	"	"	"	"	"	"	"	В	Н		"	
<u>3</u> / <u>6</u> /	test	"	97	"	"	"	"	"	"	"	"	"	"	Α	L		"	"
44	<u>5</u> /	"	98	"	"	"	"	"	"	"	"	В	Α	Α			"	"
44	"	"	99	"	"	"	"	"	"	Α	"	"	"	Α			"	"
u	"	"	100	"	"	"	"	"		Α				В			"	
u	"	"	101	"	"	"	"	"		Α				Α	Н		"	
u	"	"	102	"	"	"	"	"		В				Α	Н		"	
u	"	"	103	"	"	"	"	"		В				В	Н		"	
u	"	"	104	"	"	"	"	"		В				Α	L	Н	"	
u	"	"	105	"	"	"	"	"		Α				Α	L	Н	"	
u	"	"	106	"	"	"	"	"		Α				В	L	Н	"	
u	"	"	107	"	"	"	"	"		Α			"	Α	Н	L	Н	
u	"	"	108	"	"	"	"	"		В			"	Α	Н	L	Н	
u	"	"	109	"	"	"	"	"	"	В	"	"	"	В	Н	L	Н	"
u	"	"	110	"	"	"	"	"	"	В	"	"	"	Α	L	Н	L	Н
u	"	"	111	"	"	"	"	"	"	Α	"	"	"	Α	L	Н	L	Н
u	"	"	112	"	"	"	"	"	"	Α	"	"	"	В	L	Н	L	Н
u	"	"	113			"	"			Α	"	"	"	Α	Н	L	Н	L
u	"	"	114			"	"			В	"	"	"	Α	Н	L	Н	L
u	"	"	115			"	"				"	"	"	В	Н	L	Н	L
u	"	"	116			"	"			"	"	"	"	Α	L	Н	L	Н
u	"	"	117			"	"			"		"	"	В		Н	L	Н
u	"	"	118			"	"			"		"	"	Α	"	L	Н	L
u	"	"	119			"	"			"		"	"	В	"		Н	L
u	"	"	120			"	"			"		"	"	Α	"		L	Н
u	"	"	121	"	"	"	"	"		"		"	"	В	"		"	Н
es .	"	"	122	"	"	"	"	"	"	"	"	"	"	Α	"	"	"	L
"	"	"	123	В	"	"	"	"	"	"	"	"	В	В	"	"	"	L
8	Repeat su	ibgroup 7 a	t T _C = 125°C a	nd T _C =	-55°C.	•			•	•	•	•	•	•	•	•	•	•

TABLE III. Group A inspection for device type 05 - Continued. Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

Subgroup Symbol STD-883 method Test No. CLR SR A B C D SL GND SO S1 CLK							
Machine Test No. CLR SR A B C D SL GND SO S1 CLK	12	11	11	12	13	14	15
TC = 25°C tphL1	Q _D	CLK	CLK	QD	QC	Q _B	Q _A
		IN	IN				OUT
" (Fig 8) 126 " " " " " " " " " " " " " " " " " " "		"	"				OUT
"		"	"			OUT	
Teplh2					OUT		
" " 130 " 5.0 V IN " " " " " " " " " " " " " " " " " "	OUT	"	"	OUT			
" " 130 " 5.0 V IN " " " " " " " " " " " " " " " " " "		"	"				OUT
" " 132 " 5.0 V 5.0 V IN " " " " " 0 C C C C C C C C C C C C C C		"				OUT	
" tphl2					OUT		
Tehlic	OUT		"	OUT			
" " 135 " 5.0 V 5.0 V IN 5.0 V " " " " " " " " 1 1 1 1 1 1 1 1 1 1 1		"	"				OUT
" 136 " 5.0 V 5.0 V 1N " " " " (10		"				OUT	
10 TC = 125°C TC = 125		"			OUT		
TC = 125°C	OUT		"	OUT			
TC = 125°C		IN	IN				OUT
" " 140 " " " " " " " " " " " " " " " " " " "							OUT
" " 141 " " " " " " " " " " " " " " " "						OUT	
Telh2					OUT		
" " 143 " 5.0 V IN " " " " " " " " " " " " " " " " " "	OUT		"	OUT			
" " 144 " 5.0 V 5.0 V IN " " " " " " " " " " " " " " " " " "							OUT
" " 145 " 5.0 V 5.0 V IN " " " " (t _{PHL2} " 146 5.0 V IN 5.0 V 5.0 V " " " "		"	"			OUT	
" t _{PHL2} " 146 5.0 V IN 5.0 V 5.0 V " " " "		"			OUT		
tpHL2 140 5.0 V 11N 5.0 V 5.0 V 5.0 V	OUT	"	"	OUT			
" " " 147 " 5.0 V IN 5.0 V 5.0 V " " " "		"	"				OUT
		"	"			OUT	
" " " 148 " 5.0 V 5.0 V IN 5.0 V " " " " "		"	"		OUT		
" " " 149 " 5.0 V 5.0 V 1N " " " " " (OUT	"	"	OUT			
11 Same tests, terminal conditions and limits as subgroup 10, except T _C = -55°C.			•	•			

 $\underline{1}$ / A = normal clock pulse, except for subgroup 7 and 8 (see $\underline{3}$ /).

^{2/} B = momentary GND, then V_{IN} (except for subgroups 7 and 8). For subgroups 1, 2 and 3, V_{IN} = V_{CC}; for subgroups 9, 10 and 11, V_{IN} = 3.0 V minimum (so 3/ For subgroups 7 and 8, A = V_{CC} and B = GND.

4/ Output voltages shall be either:

(a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator, or

⁽a) π = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker (b) H \geq 1.5 V and L < 1.5 V when using a high speed checker single comparator.

5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.

6/ Only a summary of attributes data is required.

7/ For device type 05, schematic circuits A and B. For device type 05, schematic circuits A and B, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively. For schematic C, the minimum limits shall be -0.7 and -1.6 mA, respectively.

TABLE III. Group A inspection for device type 06. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883																	
		method	Test No.	CLR	J	K	Α	В	С	D	GND	SL	CLK	QD	Q_{D}	$Q_{\mathbb{C}}$	Q_{B}	Q_{A}	١
1	VoH	3006	1	2.0 V			2.0 V	2.0 V	2.0 V	2.0 V	GND	0.8 V	A <u>1</u> /					-0.8 mA	4
T _C = 25°C	"	"	2	"				"	"	"	"	"	"				-0.8 mA		
u	"	"	3	"				"	"	"	"	"	"			-0.8 mA			
u	"	"	4	"				"	"	"	"	"	"		-0.8 mA				
"	"	"	5	"			0.8 V	0.8 V	0.8 V	0.8 V	"	"	"	-0.8 mA					
"	V _{OL}	3007	6	"			"	"	"	"	"	"	"					16 mA	
"	u	"	7	"			"		"	"	"	"	"				16 mA		
76	"	"	8	"			"	"	"	"	"	"	"			16 mA			
ш	"	"	9	"			"	"	"	"	"	"	"		16 mA				
"	"	"	10	"			2.0 V	2.0 V	2.0 V	2.0 V	"	"	"	16 mA					
"	V _{IC}		11	-12 mA							"								
ш	"		12		-12 mA						"								
"	u		13			-12 mA					"								
"	u		14				-12 mA				"								
"	"		15					-12 mA			"								
"	"		16						-12 mA		"								
"	"		17							-12 mA	"								
u	"		18								"	-12 mA							
u	"		19								"		-12 mA						
u	I _{IL1}	3009	20	0.4 V							"	5.5 V							5
u	I _{IL2}	u	21	GND	0.4 V						"	5.5 V							
u	"	u	22	B <u>2</u> /	5.5 V	0.4 V	5.5 V				"	5.5 V	Α						
"	u	u	23				0.4 V				"	GND							
u	u	u	24					0.4 V			"	"							
u	u	u	25						0.4 V		"	"							
u	"	u	26							0.4 V	"	•							
"	"		27								"	0.4 V							
u	I _{IL3}	u	28	5.5 V							"		0.4 V						

74

TABLE III. Group A inspection for device type 06 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

																			_								
		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15									
Subgroup	Symbol	STD-883																									
		method	Test No.	CLR	J	ĸ	Α	В	С	D	GND	SL	CLK	Q _D	QD	Qc	QB	QA	١								
1	liH1	3010	29	2.4 V							GND								5								
T _C = 25°C		u	30	5.5 V	2.4 V		5.5 V				"	GND	Α														
u	u	u	31	GND		2.4 V					"	GND															
"	"	u	32				2.4 V				"	5.5 V															
"	"	u	33					2.4 V			"	"															
"	"	u	34						2.4 V																		
"	"	u	35							2.4 V	"	"															
"	"	"	36									2.4 V															
"	"	"	37	GND							"		2.4 V														
"	I _{IH2}	"	38	5.5 V							"								T								
"	"	"	39	5.5 V	5.5 V		5.5 V					GND	Α														
"	u	u	40	GND		5.5 V						GND															
u	u	u	41				5.5 V					5.5 V															
u	u	u	42					5.5 V																			
и	u	u	43						5.5 V																		
"	"	u	44							5.5 V	"	"															
"	"	"	45								"	"															
"	"	"	46	GND							"		5.5 V														
"	Ios	3011	47	5.5 V			5.5 V	5.5 V	5.5 V	5.5 V	"	GND	Α					GND	Г								
"	"	"	48	"			"	"	"	"	"	"	"				GND										
ш	"	"	49	"			"	"	"	"	"	"	"			GND											
ш	"	"	50	"			"	"	"	"	"	"	"		GND												
"	"	"	51	GND							"			GND													
"	Icc	3005	52	5.5 V	GND	GND	GND	GND	GND	GND	"	GND	Α						T								
2	Same tests, terminal conditions, and limits as subgroup 1 except $T_C = 125^{\circ}C$ and V_{C} tests are omitted.																										
																	Same tests, terminal conditions, and limits as subgroup 1 except 1C = 125 C and VIC tests are unfitted.										

Same tests, terminal conditions, and limits as subgroup 1 except T_C = -55°C and V_{IC} tests are omitted.

TABLE III. Group A inspection for device type 06 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883																	\prod
		method	Test No.	CLR	J	K	Α	В	С	D	GND	SL	CLK	Q _D	Q_{D}	QC	Q_{B}	Q_A	١
7	Truth	3014	53	В	В	В	В	В	В	В	GND	Α	Α	Н	L	L	L	L	5
T _C = 25°C	table	ű	54	Α	Α	Α	"	"	"	"	"	"	Α	"	"	"	"	L	
<u>3</u> / <u>6</u> /	test	u	55	"	"	"	"	"	"	"	"	"	В	"	"	"	"	L	
"	<u>5</u> /	u	56	"	"	"	"	"	"	"	"	"	Α	"	"	"	"	Н	
u	u	ű	57	"		"	"	"	"	"	"	"	В	"	"	"	"	"	
u	u	ű	58	"		"	"	"	"	"	"	"	Α	"	"	"	Н	"	
u	"	ű	59	"		"	"	"	"	"	"	"	В	"	"	"	"	"	
u	"	"	60	"		"	"	"	"	"	"	"	Α	"	"	Н	"	"	
"		"	61	"	"	"	"	"	"	"	"	"	В	"	"	"		"	
"	"	"	62	"	"	"	"	"	"	"	"	"	Α	L	Н	"	"	"	
"	"	44	63	"	В	"	"	"	"	"	"	"	Α	"	"	"	"	"	
"	u	44	64	"	"	"	"	"	"	"	"	"	В	"	"	"	"	"	
"	u	44	65	"	"	"	"	"	"	"	"	"	Α	"	"	"	"	"	
"	u	u	66	"	"	"	"	"	"	"	"	"	В	"	"	"	"	"	
u	u	u	67	"	"	"	"	"	"	"	"	"	Α	"	"	"	"	"	
ш	"	u	68	"	"	"	"	"	"	"	"	"	В	"	"	"	"	"	
ш	"	"	69	"	"	"	"	"	"	"	"	"	Α	"	"	"	"	"	
"		"	70	"	"	"	"	"	"	"	"	"	В	"	"	"		"	
"		"	71		"	"	"	"	"	"	"	"	Α	"	"	"		"	
"		"	72			В	"		"	"	"	"	Α	"	"			"	
и		"	73	"	"	"	"		"	"	"	"	В	"	"	*		"	
и		"	74	"	"	"	"		"	"	"	"	Α	"	"			L	
и		"	75	"	"	"	"		"	"	"	"	В	"		"	"	"	
"	"	"	76	"	"	"	"		"	"		"	Α	"	"		L	"	
"	"	"	77	"	"	"	"		"	"	"	"	В	"	"	*		"	
"	"	"	78	"	"	"	"		"	"		"	Α	"	"	L		"	
и			79		"	"	"		"	"	"	"	В			"		"	
u	"	"	80	"	"	"	"	"	"	"	"	"	Α	н	L	"	"		
u	"	"	81	"	"	"	Α	"	Α	"	"	В	Α	"		"	"		
"	"	"	82	"	"		Α	"	Α	"	"		В	"	"	"			
и	"	"	83			"	Α		Α			"	A	"		Н	"	Н	
"	"	"	84			"	В	Α	В	Α		"	Α	"		Н	"	Н	
		L	_	l		l	l	1	l	l	<u> </u>		L	L	1	l	l		\perp

76

TABLE III. Group A inspection for device type 06 - Continued. Terminal conditions (pins not designated may be H \geq 2.0 V or L \leq 0.8 V or open).

		1	ı		1	1	1				1	1		1	1	1	1	1	
		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883																	
		method	Test No.	CLR	J	K	Α	В	С	D	GND	SL	CLK	 Q _D	Q_{D}	Qc	QB	QA	
7	Truth	3014	85	Α	В	В	В	Α	В	Α	GND	В	В	Н	L	Н	L	Н	į
T _C = 25°C	table	u	86	"	"	"	В	"	В	"	"	"	Α	L	Н	L	Н	L	
<u>3</u> / <u>6</u> /	test	u	87	"	"	"	Α	"	Α	"	"	"	Α	"	"	L	"	L	
"	<u>5</u> /	u	88	"	•	"	"	"	"	"	"	"	В	"		L	"	L	
u	u	u	89	"	"	"	"	"	"	"	"	"	Α	"	•	Н	"	Н	
и	"	u	90	В	"	"	"	"	"	"	"	"	В	Н	L	L	L	L	
44	"	u	91	В	"	"	"	"	"	"	"	"	Α	"	"	"	"	"	
u	"	"	92	В	Α	Α	"	"	"	"	"	"	"	"	"	"	"	"	
	"	"	93	Α		"	"	"	"	"	"	"	"	"	"	"	"	"	
		"	94	В		"	"	"	"	"	"	Α	"				"	"	
"		u	95	Α	"	"	"	"	"	"			"	"		"	"	"	
u	u	u	96	Α	"	"	В	В	В	В			В	"		"	"	"	
"	"	u	97	Α		"	В	В	В	В			Α	"			•	Н	
8	Repeat su	ubgroup 7 a	t except T _C = 1	125°C an	d T _C = -5	55°C.		ı	ı				ı				I		
9	fMAX	(Fig 9)	98	В	5.0 V	GND					GND	5.0 V	IN					OUT	5
T _C = 25°C	t _{PHL1}	3003	99	IN			5.0 V	5.0 V	5.0 V	5.0 V	GND	GND	"					OUT	
"	"	(Fig 9)	100				"	"	"	"	"	"	"				OUT		
"	"	"	101	"			"	"	"	"	"	"	"			OUT			
"	"	"	102	"			"	"	"				"		OUT				
"	tPHL2		103	В			IN				"	IN	"					OUT	
"	"	"	104	"				IN									OUT		
u		"	105	"					IN							OUT			
u	"	"	106	"						IN					OUT				
	t _{PHL2}	"	107	"			IN				"	"	"					OUT	
	"		108	"				IN									OUT		
"			109	"					IN							OUT			
и	"	"	110							IN					OUT				
l l			1 10	1	1	1	1	1	1	1111	1	1	1	1	1 001	1		1	

77

TABLE III. Group A inspection for device type 06 - Continued. Terminal conditions (pins not designated may be $H \ge 2.0 \text{ V}$ or $L \le 0.8 \text{ V}$ or open).

																			_
		MIL-	Cases E, F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Subgroup	Symbol	STD-883											1						
		method	Test No.	CLR	J	ĸ	А	В	С	D	GND	SL	CLK	Q _D	Q_{D}	QC	QB	QA	١
10	fMAX	(Fig 9)	111	В	5.0 V	GND					GND	5.0 V	IN					OUT	5
T _C = 125°C	t _{PHL1}	3003	112	IN			5.0 V	5.0 V	5.0 V	5.0 V	GND	GND	"					OUT	
и	"	(Fig 9)	113	"	ļ j		"	"	"	"	"	"	"				OUT		
u	"	"	114	"	ļ j		"	"		"	"	"				OUT			
"	"	"	115	"		1	"	"	"	"	"	"	"		OUT				
"	t _{PHL2}	"	116	В			IN				"	IN	"					OUT	
"	"	"	117	"	ļ į	1	ļ ,	IN	ļ ,	ļ	"	"	"				OUT		
u	"	"	118	"	ļ į	1	,	ļ ,	IN	ļ	"	"	"			OUT			
ш	"	"	119	"						IN			"		OUT				
"	t _{PHL2}	"	120	"			IN				"	"	"					OUT	
"	"	"	121	"	ļ į	1	ļ ,	IN	ļ ,	ļ	"	"	"				OUT		
u		"	122	"	ļ j	1	,	ļ ,	IN	ļ	"	"	"			OUT			
66	"	"	123	"		1				IN	"	"	"	ļ	OUT				
2	Same tes	sts, terminal	l conditions, an	d limits a	ıs subgro	up 10 ex	cept T _C	= -55°C.									,	,	

- $\frac{1}{2}$ A = normal clock pulse, except for subgroup 7 and 8 (see $\frac{3}{2}$). B = momentary GND, then V_{IN} except for subgroups 7 and 8. For subgroups 1, 2 and 3, V_{IN} = V_{CC}; for subgroups 9, 10 and 11, V_{IN} = 3.0 V minimum (see $\frac{3}{2}$). For subgroups 7 and 8, A = V_{CC} and B = GND.
- 4/ Output voltages shall be either:
 - (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator, or
 - (b) $H \ge 1.5 \text{ V}$ and L < 1.5 V when using a high speed checker single comparator.
- 5/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- Only a summary of attributes data is required.
- 7/ For device type 06, schematic circuits A and B, the minimum and maximum limits shall be -0.4 and -1.3 mA, respectively. For schematic C, the minimum limits shall be -0.7 and -1.6 mA, respectively.

5. PACKAGING

5.1 <u>Packaging requirements</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it not mandatory)

- 6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.
 - 6.2 Acquisition requirements. Acquisition documents should specify the following:
 - a. Title, number, and date of the specification.
 - b. PIN and compliance identifier, if applicable (see 1.2).
 - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - d. Requirement for certificate of compliance, if applicable.
 - e. Requirements for notification of change of product or process to acquiring activity in addition to notification to the qualifying activity, if applicable.
 - f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
 - g. Requirements for product assurance options.
 - h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - i. Requirements for "JAN" marking.
 - j. Packaging requirements (see 5.1).
- 6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.
- 6.4 <u>Superseding information.</u> The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

MIL-M-38510/9E

6.5 <u>Abbreviations, symbols and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal)
V _{IN}	Voltage level at an input terminal
	Current-flowing into an input terminal

- 6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer lead lengths and lead forming should not affect the part number.
- 6.7 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Device type	Commercial type
01	5495
02	5496
03	54164
04	54165
05	54194
06	54195

6.8 <u>Changes from previous issue.</u> Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

Custodians: Army - CR Navy - EC Air Force - 11 DLA - CC Preparing activity: DLA - CC

(Project 5962-2091)

Review activities:

Army - MI, SM

Navy - AS, CG, MC, SH, TD

Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by E2v manufacturer:

Other Similar products are found below:

5962-9172201M2A MC74HC597ADG MC100EP142MNG MC100EP016AMNG 5962-9172201MFA MC74HC164BDR2G

TC74HC165AP(F) 74AHC164T14-13 MC74LV594ADR2G NLV14094BDTR2G NLV74HC595ADTG MC74HC165AMNTWG

TPIC6C595PWG4 74VHC164MTCX CD74HC195M96 CD4073BM96 CD4053BM96 MM74HC595MTCX 74HCT164T14-13

74HCT164S14-13 74HC4094D-Q100J NLV14014BFELG NLV74HC165ADR2G NLV74HC589ADTR2G NPIC6C595D-Q100,11

NPIC6C595PW,118 NPIC6C596ADJ NPIC6C596APW-Q100J NPIC6C596D-Q100,11 BU4094BCF-E2 BU4094BCFV-E2 74HC164D14

74HC164T14-13 TPIC6C596PWRG4 STPIC6D595MTR STP08CP05MTR CD74HC123E 74HC164D.653 74HC165D.653

74HCT165D.652 74HCT164D.652