INCH-POUND

MIL-M-38510/755B 21 November 2003 SUPERSEDING MIL-M-38510/755A 29 June 1992

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, ADVANCED CMOS, TRANSCEIVERS, MONOLITHIC SILICON, POSITIVE LOGIC

Reactivated after 21 Nov. 2003 and may be used for either new or existing design acquisitions.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic silicon, advanced CMOS, logic microcircuits. Two product assurance classes and a choice of case outlines, lead finishes, and radiation hardness assurance (RHA) are provided and are reflected in the complete Part or Identifying Number (PIN). For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535 (see 6.3).

1.2 Part or identifying number (PIN). The PIN should be in accordance with MIL-PRF-38535 and as specified herein.

1.2.1 <u>Device types.</u> The device types should be as follows:

Device type	<u>Circuit</u>
01	<u>1</u> /
02	<u>1</u> /
03	Octal bidirectional transceiver with three-state outputs
04	<u>1</u> /
05	Octal noninverting bus transceiver with three-state outputs
06	Octal bidirectional transceiver with three-state outputs
07	Octal bidirectional transceiver with three-state outputs
08	Octal transceiver/register with three-state outputs
09	Octal transceiver/register with three-state outputs

1.2.2 Device class. The device class should be the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outlines. The case outlines should be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
К	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-TF24	24	Dual-in-line
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
Z	GDFP1-G20	20	Flat pack with gull wing
2	CQCC1-N20	20	Square leadless-chip-carrier
3	CQCC1-N28	28	Square leadless-chip-carrier

1/ Devices 01, 02, and 04 were intended to be added in the future, see 6.7

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAC, 3990 East Broad St., Columbus, OH 43216-5000, or email to cmos@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at www.dodssp.daps.mil.

1.3 <u>Abso</u>	olute maximum	<u>ratings</u> . <u>1/ 2</u> /			
DC ir DC o Clam DC o DC V Stora Maxii Lead Theri	nput voltage ra output voltage in np diode currer output current (/cc or GND cu age temperatu imum power di d temperature (mal resistance	ringe (V_{IN}) range (V_{OUT}) ti (I_{IK}, I_{OK}) rrent (I_{CC}, I_{GND}) re range (T_{STG}) soldering, 10 second , junction-to-case (Θ	is)	0.5 V (0.5 V (. ±20 mA . ±50 mA . ±100 m 65°C t . 500 mV . +300°C . See MI	dc to V _{CC} +0.5 V dc dc to V _{CC} + 0.5 V dc A A A o +150°C V C L-STD-1835
1.4 <u>Reco</u>	ommended ope	erating conditions. 2/	<u>3/ 4/</u>		
Input Outp Case	t voltage range out voltage range e operating ten	ge (V _{IN}) ge (V _{OUT}) pperature range (T _C)		. +0.0 V . +0.0 V 55°C t . 0.90 V	dc to V _{CC} dc to V _{CC} o +125°C
Minin	mum high leve	Input voltage (V _{IH}).		 . 2.10 V 3.15 V	dc at $V_{CC} = 5.5$ V dc dc at $V_{CC} = 3.0$ V dc dc at $V_{CC} = 4.5$ V dc dc at $V_{CC} = 5.5$ V dc
Input V _{CC}	t rise and fall rac $_{\rm C}$ = 3.6 V, V _{CC}	ate (t _r , t _f) maximum: = 5.5 V			
Minin	mum set-up tin	ne, high or low, bus t	o clock (t _s):	Device 08	• •
	٦	_C = +125°C		 . 5.0 ns . 6.0 ns	3.0 ns 4.0 ns
Vcc					
Minin	mum hold time	, high or low, bus to o	clock (t _h):	Device 08	
Vcc					
Vcc	_c = 4.5 V dc; 1	_C = +25°C, +125°C.		 . 1.5 ns	1.0 ns
Minin	mum clock puls	se width, high or low	(t _w):	Device 08	e types 09
Vcc				 . 5.0 ns	3.5 ns
Vcc	_c = 4.5 V dc; 1	_C = +25°C, -55°C		 . 5.0 ns	2.0 ns

1.5 Radiation features.

Maximum total dose available (dose rate = 50 – 300 rads (Si)/s):	
Device type 03	300 krads (Si)

<u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. The maximum junction temperature may be exceeded for allowable short duration burn-in screening conditions in accordance with MIL-PRF-38535.

4/ Unless otherwise specified, the values listed above shall apply over the full V_{CC} and T_C recommended operating range.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

³/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transitions and no stored data loss with the following conditions: V_{IH} \ge 70 percent of V_{CC}, V_{IL} \le 30 percent of V_{CC}, V_{IL} \le 30 percent of V_{CC}, V_{IL} \le 30 percent of V_{CC} at -20μ A, V_{OL} \le 30 percent of V_{CC} at 20 μ A.

2. APPLICABLE DOCUMENTS

2.1 <u>General</u>. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications and Standards</u>. The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or www.dodssp.daps.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

EIA/JEDEC Standard No. 78 - IC Latch-Up Test

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices

(Copies of these documents are available on line at http://www.jedec.org or from Electronics Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

2.4 <u>Order of precedence</u>. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.4).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 <u>Terminal connections.</u> The terminal connections shall be as specified on figure 1.

3.3.2 Truth tables. The truth tables shall be as specified on figure 2.

3.3.3 <u>Schematic circuits</u>. The schematic circuits shall be maintained by the manufacturer and made available to the qualifying activity or preparing activity upon request.

3.3.4 <u>Case outlines.</u> The case outlines shall be as specified in 1.2.3 herein.

3. 4 <u>Electrical performance characteristics and post irradiation end-point electrical parameter limits.</u> Unless otherwise specified, the electrical performance characteristics and postirradiation end-point electrical parameter limits are as specified in table I and apply over the case operating temperature range specified. Test conditions for these specified characteristics and limits are as specified in table I.

3.5 Lead material and finish. The lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.6 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I. Radiation hardness assurance level M, D, P, L, R, and F (see MIL-PRF-38535) in table I are postirradiation end-point electrical parameters.

3.7 <u>Radiation hardness assurance identifier</u>. The radiation hardness assurance identifier shall be in accordance with MIL-PRF-38535 and herein (see 3.6).

3.8 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535. For product built in accordance with A.3.2.2 of MIL-PRF-38535, or as modified in the manufacturer's QM plan, the "QD" certification mark shall be used in place of the "Q" or "QML" certification mark.

3.9 <u>Microcircuit group assignment</u>. The devices covered by this specification shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

Test and MIL-STD-883 test method	Symbol	Test Condition -55°C \leq T _C \leq + +3.0 V \leq V _{CC} \leq unless otherwise	125 [°] C +5.5 V	Device type <u>2</u> /	V _{cc}	Group A subgroups	Limi	ts <u>1</u> / Max	Unit
High level output voltage 3006	V _{OH1} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.10 V$ $V_{IL} = 0.90 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$		All	3.0 V	1, 2, 3	2.9		V
	V _{OH2} <u>3</u> /	For all inputs affecting under test, $V_{IN} = V_{IH}$ $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -50 \mu A$	All	4.5 V	1, 2, 3	4.4			
	V _{OH3} <u>4/5/</u>	For all inputs affectin under test, $V_{IN} = V_{IH}$ $V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$		All	5.5 V	1, 2, 3	5.4		
		For all other inputs,	М	03		1	5.4		
		$V_{IN} = V_{CC}$ or GND	D				5.4		
		I _{OH} = -50 μA	P, L, R, F				5.4		
	$\begin{array}{c} V_{\text{OH4}} \\ \underline{3} \\ \end{array} \begin{array}{c} \text{For all inputs affecting} \\ \text{under test, } V_{\text{IN}} = V_{\text{IH}} \\ V_{\text{IH}} = 2.10 \text{ V} \\ V_{\text{IL}} = 0.90 \text{ V} \\ \text{For all other inputs,} \\ V_{\text{IN}} = V_{\text{CC}} \text{ or GND} \\ I_{\text{OH}} = -4.0 \text{ mA} \end{array}$	g output ⊦ or V _{IL}	All	3.0 V	1, 2, 3	2.4			
	V _{OH5} <u>4/</u> 5/	For all inputs affectin under test, $V_{IN} = V_{IH}$ $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$		All	4.5 V	1, 2, 3	3.7		
		For all other inputs, $V_{IN} = V_{CC}$ or GND	М	03		1	3.7		
		$v_{IN} = v_{CC}$ or GIND $I_{OH} = -24 \text{ mA}$	D				3.7		
			P, L, R, F				3.7		

TABLE I.	Electrical	performance	characteristics.

Test and MIL-STD-883 test method	Symbol	$\begin{array}{l} \mbox{Test Conditions} \underline{1}/\\ -55^\circ C \leq T_C \leq +125^\circ C\\ +3.0 \ V \leq V_{CC} \leq +5.5 \ V\\ \mbox{unless otherwise specified} \end{array}$	Device type <u>2</u> /	V _{cc}	Group A subgroups	Limi	ts <u>1</u> / Max	Unit
High level output voltage 3006	V _{OH6} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OH} = -24 \text{ mA}$	All	5.5 V	1, 2, 3	4.7		V
	V _{OH7} <u>4/5/</u> <u>6</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 \text{ V}$ $V_{IL} = 1.65 \text{ V}$	All	5.5 V	1, 2, 3	3.85		
		For all other inputs, M $V_{IN} = V_{CC}$ or GND	03		1	3.85		
		I _{OH} = -50 mA D				3.85		
		P, L, R, F				3.85		
Low level output voltage 3007	V _{OL1} <u>3</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 2.10$ V $V_{IL} = 0.90$ V For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	All	3.0 V	1, 2, 3		0.1	V
V _{0L2} <u>3</u> /		For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$ For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \mu A$	All	4.5 V	1, 2, 3		0.1	
	V _{OL3} <u>4</u> / <u>5</u> /	For all inputs affecting output under test, $V_{IN} = V_{IH}$ or V_{IL} $V_{IH} = 3.85 \text{ V}$ $V_{IL} = 1.65 \text{ V}$	All	5.5 V	1, 2, 3		0.1	
		For all other inputs, M	03		1		0.1	
		$V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 50 \mu\text{A}$ D					0.1	
		P, L, R, F					0.1	
	V _{OL4}	For all inputs affecting output under test $V_{IN} = V_{IV}$ or V_{IV}	All	3.0 V	1, 3		0.4	
	$\underline{3}$ under test, $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{IH} = 2.10 \text{ V}$ $V_{IL} = 0.90 \text{ V}$ For all other inputs, $V_{IN} = V_{CC} \text{ or } \text{GND}$ $I_{OL} = 12 \text{ mA}$				2		0.5	

TABLE I.	Electrical	performance	characteristics	-	Continued.

Test and MIL-STD-883	Symbol	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		Device type <u>2</u> /	V _{cc}	Group A subgroups	Limi	ts <u>1</u> /	Unit	
test method		$+3.0 \text{ V} \leq \text{V}_{\text{CC}} \leq \text{unless otherwise}$					Min	Max		
Low level output voltage 3007	V _{OL5} <u>4</u> / <u>5</u> /	For all inputs affecting under test, $V_{IN} = V_{IH} c$ $V_{IH} = 3.15 V$ $V_{IL} = 1.35 V$	output	All	4.5 V	1, 3 2		0.4 0.5	V	
		For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 24$ mA	M D P, L, R, F	03		1		0.4 0.4 0.4		
	V _{OL6} <u>3</u> /	For all inputs affecting under test, V _{IN} = V _{IH} c		All	5.5 V	1, 3		0.4		
		$V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$ For all other inputs, $V_{IN} = V_{CC} \text{ or GND}$ $I_{OL} = 24 \text{ mA}$	-			2		0.5	0.5	
	V _{OL7} <u>4/5/</u> <u>6</u> /	For all inputs affecting under test, $V_{IN} = V_{IH} c$ $V_{IH} = 3.85 V$ $V_{IL} = 1.65 V$		All	5.5 V	1, 2, 3		1.65		
		For all other inputs, $V_{IN} = V_{CC}$ or GND $I_{OL} = 50 \text{ mA}$	M D P, L, R, F	03		1		1.65 1.65 1.65		
Positive input clamp voltage	V _{IC+} <u>4/5/</u>	For input under test, I _{IN} = 1 mA	, <u>,</u> , , , , ,	All	GND	1	0.4	1.5	V	
3022			M D P, L, R, F	03		1	0.4 0.4 0.4	1.5 1.5 1.5		
Negative input clamp voltage	V _{IC-} <u>4/5/</u>	For input under test, $I_{IN} = -1 \text{ mA}$.,_,.,.	All	Open	1	-0.4	-1.5	V	
3022			M D P, L, R, F	03		1	-0.4 -0.4 -0.4	-1.5 -1.5 -1.5		
Input current low 3009	I _{IL} <u>4</u> ∕ <u>5</u> ∕	For input under test, V _{IN} = GND For all other inputs,		All	5.5 V	1 2		-0.1 -1.0	μA	
3009		$V_{IN} = V_{CC}$ or GND	M D P, L, R, F	03	-	1		-0.1 -0.1 -0.1		
Input current high 3010	I _{IH} <u>4/5/</u>	For input under test, $V_{IN} = V_{CC}$ For all other inputs,	_ , , ,	All	5.5 V	1 2		0.1	μΑ	
		$V_{IN} = V_{CC}$ or GND	M D P, L, R, F	03		1		0.1 0.1 0.1		

Test and MIL-STD-883	Symbol	Test Conditions $1/$ -55°C ≤ T _C ≤ +125°C	Device type 2/	V _{CC}	Group A subgroups	Limi	ts <u>1</u> /	Unit
test method		+3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	_		3 - 1	Min	Max	
Input/output capacitance 3012	C _{I/O} <u>7</u> /	See 4.4.1c T _C = +25°C	All	5.5 V	4		15	pF
Input capacitance (control inputs) 3012	C _{IN}	See 4.4.1c T _C = +25°C	All	GND	4		10	pF
Power dissipation		See 4.4.1c	03	5.0 V	4		60	pF
capacitance	<u>8</u> /	$T_{\rm C}$ = +25°C	05, 06, 07				45	
			08				80	
			09				65	
Quiescent supply	I _{CCZ}	For all inputs,	All	5.5 V	1		2.0	μA
current, output	<u>4/5/7</u> /	$V_{IN} = V_{CC} \text{ or } GND$			2		40.0	
three-state 3005		M	03		1		15.0	
3005		D P, L, R, F			1		75.0	
Quiescent supply	I _{ССН}	For all inputs,	All		1		0.7 2.0	mA
current, output	<u>4/5/</u>	$V_{IN} = V_{CC}$ or GND		5.5 V	2		40.0	μA
high	<u>., o</u> ,		03	4	1		15.0	
3005		D			1		75.0	
		P, L, R, F			1		0.7	mA
Quiescent supply	ICCL	For all inputs,	All	5.5 V	1		2.0	μA
current, output	<u>4</u> / <u>5</u> /	$V_{IN} = V_{CC}$ or GND			2		40.0	
low 3005		M	03		1		15.0	
3005		D P, L, R, F			1		75.0	
Three-state	I _{OZL}	V _{OUT} = GND	All		1		0.7 -0.6	mA μA
output leakage	<u>4/5/9</u> /	V001 - CIVE		5.5 V	2		-11.0	μл
current low		М	03	4	1		-1.0	
3020		D	03		I		-3.0	
		P, L, R, F					-20.0	
Three-state	I _{OZH}	$V_{OUT} = V_{CC}$	All	5.5 V	1		0.6	μA
output leakage	<u>4/5/9</u> /			0.0 V	2		11.0	•
current high		М	03	1	1		1.0	
3021		D					3.0	
		P, L, R, F					20.0	
Low level ground bounce	V _{GBL} <u>10</u> / <u>11</u> /	$V_{LD} = 2.5 V$ $I_{OL} = +24 mA$	01, 02	4.5 V	4	0.0	1000	mV
noise		$V_{IN} = 4.5 V \text{ or } 0.0 V$ see figure 3	03-09			0.0	2000	
High level ground bounce	V _{GBH} <u>10</u> / <u>11</u> /	$V_{LD} = 2.5 V$ $I_{OH} = -24 mA$	01, 02	4.5 V	4	0.0	1000	mV
noise		$V_{IN} = 4.5 V \text{ or } 0.0 V$ see figure 3	03-09			0.0	2000	

|--|

Test and MIL-STD-883 test method	Symbol	Test Conditions $1/$ -55°C \leq T _C \leq +125°C +3.0 V \leq V _{CC} \leq +5.5 V unless otherwise specified	Device type <u>2</u> /	V _{cc}	Group A subgroups	Limi Min	ts <u>1</u> / Max	Unit
Latch-up input/ output over- voltage	I _{CC} (O/V1) <u>12</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ ms \\ 5 \ \mu s \leq t_f \leq 5 \ ms \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ V_{over} = 10.5 \ V \end{array}$	All	5.5 V	2		200	mA
Latch-up input/ output positive over-current	I _{cc} (O/I1+) <u>12</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ m s \\ 5 \ \mu s \leq t_f \leq 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ l_{trigger} = +120 \ m A \end{array}$	All	5.5 V	2		200	mA
Latch-up input/ output negative over-current	I _{CC} (O/I1-) <u>12</u> /	$\begin{array}{l} t_w \geq 100 \ \mu s \\ t_{cool} \geq t_w \\ 5 \ \mu s \leq t_r \leq 5 \ m s \\ 5 \ \mu s \leq t_f \leq 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ l_{trigger} = -120 \ m A \end{array}$	All	5.5 V	2		200	mA
Latch-up supply over-voltage	I _{CC} (O/V2) <u>12</u> /	$ t_w \ge 100 \ \mu s \\ t_{cool} \ge t_w \\ 5 \ \mu s \le t_r \le 5 \ m s \\ 5 \ \mu s \le t_f \le 5 \ m s \\ V_{test} = 6.0 \ V \\ V_{CCQ} = 5.5 \ V \\ V_{over} = 9.0 \ V $	All	5.5 V	2		100	mA
Truth table test output voltage 3014	<u>4/ 5</u> / <u>13</u> /	$ \begin{array}{c c} V_{IL} = 0.45 \ V & M \\ \hline V_{IH} = 2.50 \ V \\ \hline Verify \ output \ V_{OUT} & P, L, R, F \end{array} $	03	3.0 V	7	L L	H H H	
		$V_{\text{IL}} = 0.60 \text{ V}, V_{\text{IH}} = 3.70 \text{ V}$ Verify output V _{OUT}	All	4.5 V	7, 8	L	Н	
Maximum clock	f _{MAX}	$C_{L} = 50 \text{ pF}$	08, 09	3.0 V	9, 10, 11	90		MHz
frequency 3003		R _L = 500 Ω See 4.4.1f	08, 09	4.5 V	9, 10, 11	100		

TABLE I.	Electrical	performance characteristics	-	Continued.

Test and MIL-STD-883	Symbol	Test Condition -55°C \leq T _C \leq +		Device type <u>2</u> /	V _{cc}	Group A subgroups	Limi	ts <u>1</u> /	Unit
test method		+3.0 V \leq V _{CC} \leq unless otherwise	+5.5 V				Min	Max	
Propagation	t _{PHL1} ,	$C_L = 50 \text{ pF} \text{ minimu}$	m	03	3.0 V	9, 11	1.0	8.5	ns
delay time, data	t _{PLH1}	$R_L = 500\Omega$				10	1.0	11.5	
to output 3003	<u>4</u> / <u>5</u> / <u>14</u> / <u>15</u> /	see figure 4		05		9, 11	1.0	12.0	
	<u>,</u>					10	1.0	13.0	
				06		9, 11	1.0	5.5	
						10	1.0	6.0	
				07		9, 11	1.0	5.0	
						10	1.0	5.5	
				08, 09		9, 11	1.0	12.0	
		_				10	1.0	15.0	
			М	03		9	1.0	8.5	
			D				1.0	8.5	
			P, L, R, F				1.0	8.5	
		$C_L = 50 \text{ pF} \text{ minimu}$	m	03	4.5 V	9, 11	1.0	6.5	ns
		$R_{L} = 500\Omega$ see figure 4				10	1.0	8.5	
				05]	9, 11	1.0	8.5	
						10	1.0	9.5	
				06		9, 11	1.0	4.0	
						10	1.0	4.5	
				07		9, 11	1.0	4.0	
						10	1.0	4.5	
				08, 09		9, 11	1.0	8.0	
			N 4	03	-	10	1.0	10.0	
			M D	03		9	1.0 1.0	6.5 6.5	
		-	P, L, R, F				1.0	6.5	
Propagation	t _{PHL2} ,	C _L = 50 pF minimu		08, 09	3.0 V	9, 11	1.0	16.0	ns
delay time,	t _{PLH2}	$R_L = 500\Omega$		-		10	1.0	20.0	
clock to bus 3003	<u>14</u> / <u>15</u> /	see figure 4		08, 09	4.5 V	9, 11	1.0	11.0	
0000						10	1.0	14.0	
Propagation	t _{PHL3} ,	C _L = 50 pF minimu	m	08, 09	3.0 V	9, 11	1.0	13.5	ns
delay time,	t _{PLH3}	$R_L = 500\Omega$,		10	1.0	17.0	
SBA/SAB to bus 3003	<u>14</u> / <u>15</u> /	see figure 4		08, 09	4.5 V	9, 11	1.0	10.0	
0000						10	1.0	12.0	

TABLE I. Electrical performance characteristics - C	Continued.
---	------------

Test and MIL-STD-883	Symbol	Test Conditi -55°C ≤ T _C ≤		Device type <u>2</u> /	V _{CC}	Group A subgroups	Limi	ts <u>1</u> /	Unit
test method		+3.0 V \leq V _{CC} = unless otherwise	≤ +5.5 V				Min	Max	
Propagation	t _{PZH1} ,	$C_L = 50 \text{ pF minim}$	um	03	3.0 V	9, 11	1.0	12.0	ns
delay time,	t _{PZL1}	$R_L = 500\Omega$				10	1.0	14.5	
output enable,	<u>4</u> / <u>5</u> /	see figure 4		05		9, 11	1.0	18.0	
$\overline{OE}, \overline{G}, \overline{OEBA}$ or	<u>14</u> / <u>15</u> /					10	1.0	20.0	
OEAB to output				06		9, 11	1.0	8.0	
3003						10	1.0	8.5	
				07		9, 11	1.0	8.0	
						10	1.0	8.5	
				08, 09		9, 11	1.0	13.0	
						10	1.0	15.5	
			М	03		9	1.0	12.0	
			D				1.0	12.0	
			P, L, R, F				1.0	12.0	
		$C_L = 50 \text{ pF minim}$	um	03	4.5 V	9, 11	1.0	9.0	ns
		$R_L = 500\Omega$				10	1.0	10.5	
		see figure 4		05		9, 11	1.0	12.0	
						10	1.0	13.0	
				06		9, 11	1.0	6.0	
						10	1.0	6.5	
				07		9, 11	1.0	6.0	
						10	1.0	6.5	
				08, 09		9, 11	1.0	9.5	
			M	03		10	1.0	11.0 9.0	
			M D	03		9	1.0 1.0	9.0	
			P, L, R, F				1.0	9.0	
Propagation	t _{PZH2} ,	C _L = 50 pF minim		08, 09	3.0 V	9, 11	1.0	13.5	ns
delay time,	t _{PZL2}	$R_L = 500\Omega$				10	1.0	16.0	
output enable,	<u>14/ 15/</u>	see figure 4		08, 09	4.5 V	9, 11	1.0	10.5	
DIR to bus 3003						10	1.0	12.5	

TABLE I. <u>E</u>	Electrical	performance	characteristics	-	Continued.
-------------------	------------	-------------	-----------------	---	------------

Test and MIL-STD-883	Symbol	Test Conditi -55°C ≤ T _C ≤		Device type <u>2</u> /	V _{CC}	Group A subgroups	Limi	ts <u>1</u> /	Unit
test method		+3.0 V \leq V _{CC} unless otherwis	≤ + 5.5 V				Min	Max	
Propagation	t _{PHZ1} ,	$C_L = 50 \text{ pF minim}$	um	03	3.0 V	9, 11	1.0	12.0	ns
delay time,	t _{PLZ1}	$R_L = 500\Omega$				10	1.0	14.0	
output disable,	<u>4/</u> 5/	see figure 4		05		9, 11	1.0	15.0	
$\overline{OE}, \overline{G}, \overline{OEBA}$ or	<u>14</u> / <u>15</u> /					10	1.0	16.5	
OEAB to output				06		9, 11	1.0	7.5	
3003						10	1.0	8.0	
				07		9, 11	1.0	7.5	
						10	1.0	8.0	
				08, 09		9, 11	1.0	12.0	
						10	1.0	14.0	
			М	03		9	1.0	12.0	
			D				1.0	12.0	
			P, L, R, F				1.0	12.0	
		$C_L = 50 \text{ pF minim}$	um	03	4.5 V	9, 11	1.0	9.0	ns
		$R_L = 500\Omega$				10	1.0	10.5	
		see figure 4		05		9, 11	1.0	12.0	
						10	1.0	13.0	
				06		9, 11	1.0	6.0	
						10	1.0	6.5	
				07		9, 11	1.0	6.0	
						10	1.0	6.5	
				08, 09		9, 11	1.0	10.0	
			N	00	-	10	1.0	11.5	
			M D	03		9	1.0 1.0	9.0 9.0	
			P, L, R, F				1.0	9.0	
Propagation	t _{PHZ2} ,	C _L = 50 pF minim		08, 09	3.0 V	9, 11	1.0	14.0	ns
delay time,	t _{PLZ2}	$R_L = 500\Omega$,		10	1.0	16.5	
output disable,	<u>14/ 15/</u>	see figure 4		08, 09	4.5 V	9, 11	1.0	10.0	
DIR to bus 3003				,		10	1.0	12.0	

TABLE I. <u>Electrical performance characteristics</u> - Continued.

- 1/ Each input/output, as applicable, shall be tested at the specified temperature for the specified limits. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
 - a. V_{IC} (pos) tests, the GND terminal can be open. $T_C = +25^{\circ}C$.
 - b. V_{IC} (neg) tests, the V_{CC} terminal shall be open. $T_C = +25^{\circ}C$.
 - c. All I_{CC} tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.

For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively, and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.

2/ The word "All" in the device type column means non-RHA and preirradiation limits for all devices. Where. M, D, P, L, R, and F in the conditions column specify the postirradiation limits for those device types specified in the device type column.

TABLE I. Electrical performance characteristics - Continued.

- 3/ This parameter is provided as design information only.
- 4/ RHA samples do not have to be tested at either -55°C and +125°C prior to irradiation.
- 5/ When performing postirradiation electrical measurements for any RHA level, $T_A = +25^{\circ}C$. Limits shown are guaranteed at $T_A = +25^{\circ}C \pm 5^{\circ}C$.
- $\underline{6}$ / Transmission driving tests are performed at V_{CC} = 5.5 V dc with a 2 ms duration maximum.
- $\underline{7}$ / Set output enable control pins to V_{CC} or GND, as applicable, to disable the outputs.
- $\underline{8}$ / Power dissipation capacitance (C_{PD}) determines the no load dynamic power consumption, $P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$ and the dynamic current consumption, $I_S = (C_{PD} + C_L)V_{CC}f + I_{CC}$. For both C_{PD} and I_S , f is the frequency of the input signal and d is the duty cycle of the input signal.
- <u>9</u>/ Three-state output conditions are required. For I_{OZL} , set outputs to high state. For I_{OZH} , set outputs to low state. Set output enable control pins to $V_{IL} = V_{IL(MAX)}$ and $V_{IH} = V_{IH(MIN)}$, as required. For I/O pins, the I_{IH} and I_{IL} measurements shall not be directly performed. These measurements are included in the I_{OZH} and I_{OZL} limits, respectively.
- <u>10</u>/ This test is for qualification only. Ground bounce tests are performed on a nonswitching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture with all outputs fully dc loaded (I_{OL} maximum and I_{OH} maximum = i.e., ±24 mA) and 50 pF of load capacitance (see figure 3). The loads must be located as close as possible to the device output. Inputs are then conditioned with 1 MHz pulse ($t_r = t_f = 3.5 \pm 1.5$ ns) switching simultaneously and in phase such that one output is forced low and all others (possible) are switched. The low level ground bounce noise is measured at the quiet output using a F.E.T. oscilloscope probe with at least 1 M Ω impedance. Measurement is taken from the peak of the largest positive pulse with respect to the nominal low level output voltage (figure 3). The device inputs are then conditioned such that the output under test is at a high nominal V_{OH} level. The high level ground bounce measurement is then measured from nominal V_{OH} level to the largest negative peak. This procedure is repeated such that all outputs are tested at a high and low level with a maximum number of outputs switching.
- <u>11</u>/ When using in asynchronous TTL compatible systems, ground bounce (V_{GBL} and V_{GBH}) = 2000 mV can be a possible problem.
- 12/ See EIA/JEDEC STD. No. 78 for electrically induced latch-up test methods and procedures. The values listed for I_{trigger} and V_{over} are to be accurate within ±5 percent.
- <u>13</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth tables and other logic patterns used for fault detection. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. H ≥ 2.5 V, L < 2.5 V; high inputs = 3.7 V and low inputs = 0.6 V for V_{CC} = 4.5 V and H ≥ 1.5 V, L < 1.5 V; high inputs = 2.5 V and low inputs = 0.45 V for V_{CC} = 3.0 V. Tests at V_{CC} = 3.0 V are for RHA specified devices only (T_A = +25°C ±5°C). Functional tests at V_{CC} = 3.0 V are worst case for RHA specified devices.
- <u>14</u>/ Device are tested at $V_{CC} = 3.0$ V and $V_{CC} = 4.5$ V at $T_C = +125^{\circ}C$ for sample testing and at $V_{CC} = 3.0$ V and $V_{CC} = 4.5$ V at $T_C = +25^{\circ}C$ for screening. Other voltages of V_{CC} and temperatures are guaranteed, if not tested. See 4.4.1d.
- <u>15</u>/ AC limits at $V_{CC} = 5.5$ V are equal to the limits at $V_{CC} = 4.5$ V and guaranteed by testing at $V_{CC} = 4.5$ V. Minimum ac limits for $V_{CC} = 5.5$ V are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5$ V minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

Device types	03, 06, 07	05	08,	09
Case outlines	R, S, 2, and Z	R, S, 2	K, L	3
Terminal number		Terminal	symbol	
1	T/R	OEAB	CAB	NC
2	AO	A0	SAB	CAB
3	A1	A1	DIR	SAB
4	A2	A2	A0	DIR
5	A3	A3	A1	A0
6	A4	A4	A2	A1
7	A5	A5	A3	A2
8	A6	A6	A4	NC
9	A7	A7	A5	A3
10	GND	GND	A6	A4
11	B7	B7	A7	A5
12	B6	B6	GND	A6
13	B5	B5	B7	A7
14	B4	B4	B6	GND
15	B3	B3	B5	NC
16	B2	B2	B4	B7
17	B1	B1	B3	B6
18	B0	B0	B2	B5
19	OE	OEBA	B1	B4
20	V _{CC}	V _{CC}	B0	B3
21			G	B2
22			SBA	NC
23			CBA	B1
24			Vcc	B0
25				G
26				SBA
27				CBA
28				V _{CC}

NC = No connection.

FIGURE 1. Terminal connections.

Device types 03

Ing	out	Operation
OE	T/R	
L	L	Bus B data to bus A
L	н	Bus A data to bus B
Н	Х	High impedance state

Device type 06

	Input		Valid		
OE	T/R	Applied inputs	direction I/P – O/P	Output	
Н	Х	Х	Х	х	
L	н	Н	A to B	L	
L	Н	L	A to B	Н	
L	L	Н	B to A	L	
L	L	L	B to A	Н	

Device type 05

Output enable Input		Operation
OEBA	OEAB	
L	L	B data to A bus
Н	Н	A data to B bus
Н	L	Isolation

Device type 07

	Input		Valid	
OE	T/R	Applied inputs	direction I/P – O/P	Output
Н	Х	Х	Х	Х
L	н	Н	A to B	L
L	Н	L	A to B	Н
L	L	Н	B to A	Н
L	L	L	B to A	L

Data I/O 1/ Inputs Operation G DIR CAB CBA SAB SBA A0-A7 B0-B7 Н Х H or L H or L Х Х Isolation Н ↑ Х Х Х Х Clock A data into A register Input Input Н Х \uparrow Х Х Clock B data into B register Х L Н Х Х L Х Real time A data input to B bus 2/ L н ↑ Х L Х Input Output Clock A data into A register 2/ L Н H or L Х н Х A register data to B bus 2/ L Х Х Clock A data into A register and н \uparrow Н output to B bus 2/ Х L L L Х Х Real time B data to A bus 2/ Х L L L \uparrow Х Output Clock B data into B register 2/ Input L L Х Х Н B register data into B bus 2/ H or L Х Х Clock B data into B register and L Н L ↑ output to A bus 2/

Device types 08 and 09

1/ The data output functions may enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every low-to-high transition of the clock inputs.

2/ For device type 09, these data inputs are inverted.

H = High level


L = Low level

Z = High-impedance

X = Don't care


 \uparrow = Low-to-high transition of the clock.

FIGURE 2. Truth tables.



NOTE: Resistor and capacitor tolerances = $\pm 10\%$.

FIGURE 3. Voltage levels for ground bounce.




NOTES:

- 1. Preferred methods: When measuring t_{PHZ} or t_{PZH} : $V_{TEST} = GND$.
 - When measuring t_{PLZ} or t_{PZL} : $V_{TEST} = 2(V_{CC})$.
- 2. Alternate method:

When measuring t_{PHZ} or t_{PZH} : $V_{TEST} = OPEN$. When measuring t_{PLZ} or t_{PZL} : $V_{TEST} = 2(V_{CC})$.

- 3. $C_L = 50 pF$ or equivalent (includes test jig and probe capacitance).
- 4. $R_L = 500\Omega$ or equivalent.
- 5. $R_T = 50\Omega$ or equivalent.
- 6. $V_{IN} = 0 V$ to V_{CC} .

FIGURE 4. Switching waveforms and test circuit.



NOTES:

1. t_r , $t_f \le 3$ ns, PRR ≤ 10 MHz, duty cycle = 50 percent. For synchronous and asynchronous inputs, use as a maximum, the minimum pulse width or recovery time listed in section 1.4 herein, as applicable, in place of the duty cycle.

₹r_l

CL

2. $C_L = 50 \text{ pF}$ minimum or equivalent (includes test jig and probe capacitance).

=

- 3. $R_L = 500\Omega$ or equivalent.
- 4. $R_T = 50\Omega$ or equivalent.

FIGURE 4. Switching waveforms and test circuit - Continued.




FIGURE 4. Switching waveforms and test circuit - Continued.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.1.1 <u>Burn-in and life test circuits</u>. Burn-in and life test circuits shall be constructed so that the devices are stressed at the maximum operating conditions stated in 4.2c or 4.2d, as applicable, or equivalent as approved by the qualifying activity.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Delete the sequence specified as initial (pre-burn-in) electrical parameters through interim (post-burn-in) electrical parameters of method 5004 and substitute lines 1 through 7 of table II herein.
- c. Static burn-in, test condition A, method 1015 of MIL-STD-883. Test duration for each static test shall be 24 hours minimum for class S devices and in accordance with table I of method 1015 for class B devices.
 - (1) For static burn-in I, the output enable control pin(s) shall be connected to the resistors in parallel to V_{CC} or GND, as applicable, to enable the outputs. The directional control pin(s) shall be connected to either V_{CC} or GND. All other inputs shall be connected to GND. Outputs may be open or connected to V_{CC}/2. Resistors R1 are optional on both inputs and open outputs, and required on outputs connected to $V_{CC}/2 \pm 0.5$ V. R1 = 220 Ω to 47 k Ω .
 - (2) For static burn-in II, the output enable control pin(s) shall be connected to the resistors in parallel to V_{CC} or GND, as applicable, to enable the outputs. The directional control pin(s) shall be connected to either V_{CC} or GND. All other inputs shall be connected through the R1 resistors to V_{CC}. Outputs may be open or connected to V_{CC}/2 ±0.5 V. Resistors R1 are optional to open outputs, and required on outputs connected to V_{CC}/2 ±0.5 V. R1 = 220 Ω to 47 k Ω .
 - (3) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
- d. Dynamic burn-in, test condition D, method 1015 of MIL-STD-883.
 - (1) Input resistors = 220Ω to 2 k $\Omega \pm 20$ percent.
 - (2) Output resistors = $220\Omega \pm 20$ percent.
 - (3) $V_{CC} = 5.5 \text{ V} + 0.5 \text{ V}, -0.00 \text{ V}.$
 - (4) The output enable control pin(s) shall be connected through the resistors in parallel to V_{CC} or GND, as applicable, to enable the outputs. The directional control pin(s) shall be connected to either V_{CC} or GND. All other inputs shall be connected through the resistors in parallel to a clock pulse (CP). Outputs shall be connected to V_{CC}/2 through the resistors.
 - (5) CP = 25 kHz to 1 MHz square wave; duty cycle = 50 percent ±15 percent; V_{IH} = 4.5 V to V_{CC} , V_{IL} = 0 V ±0.5 V; t_r , $t_f \le 100$ ns.
- e. Interim and final electrical test parameters shall be as specified in table II.
- f. For class S devices, post dynamic burn-in, or class B devices, post static burn-in, electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter requirements.

4.2.1 Percent defective allowable (PDA).

- a. The PDA for class S devices shall be 5 percent for static burn-in and 5 percent for dynamic burn-in, based on the exact number of devices submitted to each separate burn-in.
- b. Static burn-in I and II failures shall be cumulative for determining the PDA.
- c. The PDA for class B devices shall be in accordance with MIL-PRF-38535 for static burn-in. Dynamic burn-in is not required.
- d. Those devices whose measured characteristics, after burn-in, exceed the specified delta (Δ) limits or electrical parameter limits specified in table I, subgroup 1, are defective and shall be removed from the lot. The verified number of failed devices times 100 divided by the total number of devices in the lot initially submitted to burn-in shall be used to determine the percent defective for the lot and the lot shall be accepted or rejected based on the specified PDA.
- 4.3 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.4 <u>Technology Conformance inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.5).

- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:
 - a. Tests shall be performed in accordance with table II herein.
 - b. O/V and O/I (latch-up) tests and V_{GBL/H} (ground bounce) tests shall be measured only for initial qualification and after process or design changes which may affect the performance of the device. Latch-up test shall be considered destructive. Test all applicable pins on 5 devices with no failures.
 - c. C_{IN}, C_{I/O}, and C_{PD} shall be measured only for initial qualification and after process or design changes that may affect capacitance. C_{IN} and C_{OUT} shall be measured between the designated terminal and GND at a frequency of 1 MHz. C_{PD} shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For C_{IN}, C_{OUT}, and C_{PD}, test all applicable pins on five devices with zero failures.
 - d. Subgroups 9 and 11 shall be measured only for initial qualification and after process or design changes which may affect dynamic performance.
 - e. Subgroups 7 and 8 tests shall be sufficient to verify the truth table.
 - f. f_{MAX} shall be measured only for initial qualification and after process or design changes that may affect the device frequency. Test all applicable pins on 22 devices with zero failures.

Line	MIL-PRF-38535		Class S devic	e 1/	(Class B device	1/
no.	test requirements	Reference paragraph	Table I subgroups <u>2</u> /	Table III delta limits <u>3</u> /	Reference paragraph	Table I subgroups <u>2</u> /	Table III delta limits <u>3</u> /
1	Interim electrical parameters		1			1	
2	Static burn-in I (method 1015)	4.2c 4.5.2	Req'd <u>4</u> /			Not req'd	
3	Same as line 1		1	Δ			
4	Static burn-in II (method 1015)	4.2c 4.5.2	Req'd <u>4</u> /		4.2c 4.5.2	Req'd <u>5</u> /	
5	Same as line 1	4.2e	1*	Δ	4.2e	1*	Δ
6	Dynamic burn-in (method 1015)	4.2d 4.5.2	Req'd <u>4</u> /			Not req'd	
7	Same as line 1	4.2e	1	Δ			
8	Final electrical parameters		1*, 2, 7*, 9			1*, 2, 7*, 9 <u>5</u> /	
9	Group A test requirements	4.4.1	1, 2, 3, 4, 7, 8, 9, 10, 11		4.4.1	1, 2, 3, 4, 7, 8, 9, 10, 11	
10	Group B test when using the method 5005 QCI option	4.4.2	1, 2, 3, 7, 8, 9, 10, 11	Δ			
11	Group C end- point electrical parameters	4.4.3	1, 2, 3, 7, 8, 9, 10, 11	Δ	4.4.3	1, 2	Δ
12	Group D end- point electrical parameters	4.4.4	1, 2, 3		4.4.4	1, 2	
13	Group E end- point electrical parameters	4.4.5	1, 7, 9		4.4.5	1, 7, 9	

TABLE II. Burn-in and electrical test requirements.

- <u>1</u>/ Blank spaces indicate tests are not applicable.
- 2/ * indicates PDA applies to subgroups 1 and/or 7, as applicable (see 4.2.1).
- 3/ △ indicates delta limits and shall be required only on table I, subgroup 1, where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (line 1).
- <u>4</u>/ On all class S lots, the device manufacturer shall maintain read-and-record data (as a minimum on disk) for burn-in electrical parameters (group A, subgroup 1). For preburn-in and interim electrical parameters, the read-and-record requirements are for delta measurements only.
- 5/ The device manufacturer may, at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias); or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias). When the manufacturer elects to perform the subgroup 1 electrical parameter measurements without delta measurements, there is no requirement to perform the pre-burn-in electrical tests (first interim electrical parameters test in table II).

Parameter <u>1</u> /	Device types	Limits
I _{CCZ} , I _{CCH} , I _{CCL}	All	±100 nA

TABLE III.	Delta limits at 25°C.
------------	-----------------------

<u>1</u>/ The above parameters shall be recorded before and after the required burn-in and life tests to determine deltas (Δ).

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.

4.4.3 Group C inspection. Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End-point electrical parameters shall be as specified in table II herein. Delta limits shall apply only to subgroup 1 of group C inspection and shall consist of tests specified in table III herein.
- b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.4.5 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.7 herein). RHA levels for device classes B and S shall be as specified in MIL-PRF-38535.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes B and S, subgroups 1 and 2 in table V, method 5005 of MIL-STD-883 shall be tested as appropriate for construction.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- d. RHA tests for device classes B and S for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the devices.
- e. Prior to total dose irradiation, each selected sample shall be assembled in its qualified package. It shall pass the specified group A electrical parameters in table I for subgroups specified in table II herein.
- f. For device classes B and S, the devices shall be subjected to radiation hardness assurance tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at $T_A = +25^{\circ}C \pm 5^{\circ}C$, after exposure, to the subgroups specified in table II herein.

4.4.5.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

- a. Input tested high, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 5.0 V dc +5%, R_{IN} = 1 k Ω ±20%, and all outputs are open.
- b. Inputs tested low, V_{CC} = 5.5 V dc +5%, R_{CC} = 10 Ω ±20%, V_{IN} = 0.0 V dc, R_{IN} = 1 k Ω ±20%, and all outputs are open.

4.4.5.1.1 <u>Accelerated aging test</u>. Accelerated aging shall be performed on class B and S devices requiring an RHA level greater that 5k rads (Si). The post-anneal end point electrical parameter limits shall be as specified in table I herein and shall be the preirradiation end point electrical parameter limit at $+25^{\circ}C \pm 5^{\circ}C$. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified and as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

4.5.2 <u>Burn-in and life test cool down procedures</u>. When the burn-in and life tests are completed and prior to removal of bias voltages, the devices under test (DUT) shall be cooled to within 10°C of their power stable condition at room temperature; then, electrical parameter end-point measurements shall be performed.

4.5.3 <u>Quiescent supply current</u>. When performing quiescent supply current measurements (I_{CC}), the meter shall be placed so that all currents flow through the meter.

4.6 <u>Data reporting</u>. When specified in the purchase order or contract, a copy of the following data, as applicable, shall be supplied.

- a. Attributes data for all screening tests (see 4.2) and variables data for all static burn-in, dynamic burn-in, RHA tests and steady-state life tests (see 3.6).
- b. A copy of each radiograph.
- c. The technology conformance inspection (TCI) data (see 4.4).
- d. Parameter distribution data on parameters evaluated during burn-in (see 3.6).
- e. Final electrical parameters data (see 4.2e).
- f. RHA delta limits.

5. PACKAGING

5.1 <u>Packaging</u>. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military service or Defense Agency, or within the military service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for original equipment design application and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

- a. Title, number, and date of the specification.
- b. PIN and compliance identifier, if applicable (see 1.2).
- c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- d. Requirements for certificate of compliance, if applicable.
- e. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
- f. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- g. Requirements for product assurance and radiation hardness assurance options.
- h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements should not affect the PIN. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- i. Requirements for "JAN" marking.
- j. Packaging requirements (see 5.1).

6.3 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractors parts lists.

6.4 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.5 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and as follows:

C _{IN}	Input terminal-to-GND capacitance
GND	
I _{cc}	Quiescent supply current
I _{IL}	Input current low
I _{IH}	Input current high
T _C	Case temperature
Τ _A	Ambient temperature
V _{CC}	Positive supply voltage
C _{PD}	Power dissipation capacitance
V _{IC}	Input clamp voltage
V _{GB}	
O/V	Latch-up over-voltage
O/I	
t _w	Trigger duration (width)
C _{I/O}	Input/output terminal-to-GND capacitance

6.6 Logistic support. Lead materials and finishes (see 3.5) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class S for National Aeronautics and Space Administration or class B for Department of Defense (see 1.2.2), lead material and finish A (see 3.5). Longer length leads and lead forming should not affect the part number.

6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges, post irradiation performance or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Military device type	Generic-industry type
01 <u>1</u> /	54AC242
02 <u>1</u> /	54AC243
03	54AC245
04 <u>1</u> /	54AC620
05	54AC623
06	54AC640
07	54AC643
08	54AC646
09	54AC648

1/ These devices as of yet have not been characterized.

6.8 <u>Changes from previous</u>. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of changes.

CONCLUDING MATERIAL

Custodians: Army - CR Navy - EC Air Force - 11 NASA - NA DLA - CC

Review activities:

Army - MI, SM Navy - AS, CG, MC, SH, TD Air Force 03, 19, 99 Preparing activity: DLA - CC

(Project 5962-1986)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by E2v manufacturer:

Other Similar products are found below :

 74LS645N
 DS8838
 FXL4TD245UMX
 IDT74CBTLV3257PGG
 74LVT245BBT20-13
 5962-8683401DA
 PCA9617ADMR2G
 5962

 8953501KA
 5962-86834012A
 5962-7802301Q2A
 5962-7802002MFA
 5962-7802001MFA
 74VHCV245FT(BJ)
 NCV7349D13R2G

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 TC7WPB9307FC(TE85L
 74FCT16245CTPVG8

 74FCT16543CTPVG
 74FCT245CTPYG8
 MM74HC245AMTCX
 74LVCH16245APVG
 74LVX245MTC
 5962-9221405M2A
 NTS0102DP

 Q100H
 74ALVC16245MTDX
 74ALVCH32245BF
 74FCT163245APVG
 74FCT245CTQG
 74FCT3245AQG

 74LCXR162245MTX
 74VHC245M
 TC7WPB9306FC(TE85L
 TC7WPB9306FK(T5L,F
 JM38510/65553BRA
 ST3384EBDR

 74LVC1T45GF,132
 74AVC4TD245BQ,115
 PQJ7980AHN/C0JL,51
 MC100EP16VBDG
 FXL2TD245L10X
 74LVC1T45GM,115

 TC74AC245P(F)
 PSB21150F S LLHR
 SNJ54AHC245J
 SNJ54AHC245J KNJ54AHC245J
 SNJ54AHC245J