QP82S100 - PLS100

## QP82S100 - PLS100 Field Programmable Logic Array ( $16 \times 48 \times 8$ )

## General Description

The QP82S100 - PLS100 PLA is a tri-state output bi-polar programmable logic array with field programmable metal fuse technology (NiChrome). The device utilizes the standard AND/OR/NOT (invert) architecture to directly implement custom sum of product logic equations.
Each Device consists of 16 dedicated inputs and 8 dedicated outputs. Each output is capable of being actively controlled by any or all of the 48 product terms. The True, Complement, or Don't Care condition of each of the 16 inputs can be ANDed together to comprise one P-Term. All 48 P-Terms can be selectively Ored to each output.
The device is fully TTL compatible, and chip enable control for expansion of input variables and output inhibit. The device features Tri-State outputs for ease of expansion terms and application in bus-organized systems.

The QP82S100 - PLS100 features:

- Field-Programmable (Ni-Cr link)
- Output Functions: 8
- I/O propagation delay: 50 ns
- Input loading: -100uA
- Tri-State Output

Applications:

- CRT Display Systems
- Code Conversion
- Peripheral Controllers
- Function Generators
- Look-up and Decision Tables
- Microprogramming
- Address Mapping
- Input Variables: 16
- Product Terms: 48
- Power Dissipation: 600mW (typ.)
- Chip Enable Input
- Output Disable Function: High-Z
- Character Generators
- Data Security Encoders
- Fault Detectors
- Frequency Synthesizers
- 16-bit to 8-bit Bus Interface
- Random Logic Replacement

The device/family is constructed using Bipolar/NiChrome processing.
Programming supported by Data I/O under QP Semi/Qualified Parts Lab 82S100

[^0]
## Functional Diagram

QP82S100
PLS100


## Logic Diagram



## Fuse

Function
OUTPUT POLARITY - (F)

"AND" ARRAY - ( 1 )

"OR" ARRAY - (F)


NOTES:

1. This is the initial unprogrammed state of all links. It is normally associated with all unused (inactive) AND gates $P_{n}$.
2. Any gate $P_{n}$ will be unconditionally inhibited if any one of its (i) link pairs is left intact.

## Connection Diagrams



* Fuse Enabie Pin: it is recommended that this pin be left open or connected to ground during normal operation.


## Absolute Maximum Ratings

Stresses above the AMR may cause permanent damage; extended operation at AMR may degrade performance and affect reliability

Units

Power Supply and Input Voltage
Output Current
Input Clamp Current
No Terminal may exceed VCC
Storage Temperature Range
Lead Temperature (soldering, 10 seconds)
Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ )
-0.5 to +7.0 Volts DC
$+100 \mathrm{~mA}$
-30 to +30 mA
$>0.5$ Volts
-65 to $+150{ }^{\circ} \mathrm{C}$
/1

$$
+150{ }^{\circ} \mathrm{C}
$$

$+150{ }^{\circ} \mathrm{C}$

$$
+300{ }^{\circ} \mathrm{C}
$$

Notes

## Recommended Operating Conditions

## Condition <br> Units <br> Notes

## Supply Voltage Range ( $\mathrm{V}_{\mathrm{cc}}$ )

 Input or Output Voltage Range Minimum High-Level Input Voltage $\left(\mathrm{V}_{\mathrm{IH}}\right)$ Maximum Low-Level Input Voltage ( $\mathrm{V}_{\mathrm{IL}}$ ) Case Operating Range ( $\mathrm{T}_{\mathrm{c}}$ ) -55 C to $+125{ }^{\circ} \mathrm{C}$0.0 to $\mathrm{V}_{\mathrm{cc}}$ Volts DC
2.0 Volts DC
0.8 Volts DC
$/ 1$ - For $\mathrm{VCC} \geq 6.5 \mathrm{~V}$, the upper limit on the range is limited to 7.0 V
/2 - Maximum PD, Maximum $\mathrm{T}_{\mathrm{J}}$ Are Not to Be Exceeded
TABLE I - ELECTRICAL PERFORMANCE CHARACTERISTICS

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}$ Unless Otherwise Specified | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ | 2.0 |  | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {cc }}=4.5 \mathrm{~V}$ |  | 0.8 | V |
| Input High Current | $\mathrm{IIH}^{\text {I }}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  | 50 | uA |
| Input Low Current | IIL | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0.45 \mathrm{~V}$ | -1.0 | -250 | uA |
| Input Clamp | Vic | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{I}}=-18 \mathrm{~mA}$ |  | 1.2 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}$ | 2.4 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{I}_{\text {OH }}=9.6 \mathrm{~mA}$ |  | 0.5 | V |
| Tri-State Output Current | $\mathrm{l}_{\text {OzL }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \\ & 0.45 \mathrm{~V}, \mathrm{CE}_{\mathrm{BAR}}=\mathrm{High} \end{aligned}$ | -60.0 |  | uA |
| (High Impedance State) | l OZH | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \\ & 5.5 \mathrm{~V}, \mathrm{CE}_{\mathrm{BAR}}=\text { High } \end{aligned}$ |  | +100.0 | uA |
| Short Circuit Current | los | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=0 \mathrm{~V}, \\ & \mathrm{CE}_{\text {BAR }}=\text { Low } \\ & \text { Duration not to exceed } 1 \text { second, } \\ & \text { one output at a time } \end{aligned}$ | -15 | -85 | mA |
| Power Supply Current | $\mathrm{I}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$ |  | 180 | mA |

TABLE I - ELECTRICAL PERFORMANCE CHARACTERISTICS

| Test | Symbol | Conditions <br> $-55^{\circ} \mathrm{C} \leq T A \leq+125^{\circ} \mathrm{C}$ <br> Unless Otherwise Specified | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input to Output Propagation <br> Delay | $\mathrm{t}_{\mathrm{PD}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}$ |  | 80 | ns |
| Chip Enable Delay <br> ENABLE to OUTPUT | $\mathrm{t}_{\mathrm{CE}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}$ |  | 50 | ns |
| Chip Disable Delay <br> ENABLE to OUTPUT | $\mathrm{t}_{\mathrm{CD}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5-5.5 \mathrm{~V}$ |  | 50 | ns |

Ordering Information

| Part Number | Package (Mil-Std-1835) | Generic |
| :--- | :--- | :--- |
| QP82S100/B3A-MIL | CQCC1-N28 (LCC) | $82 S 100-$ PLS100 |
| QP82S100/BXA-MIL | GDIP1-T28 CDIP2-T28 (DIP) | $82 S 100-$ PLS100 |
| QP82S100/BYA-MIL | GDFP2-F28 CDFP3-F28 (FLATPACK) | $82 S 100$ - PLS100 |

QP Semiconductor supports Source Control Drawing (SCD), and custom package development for this product family.

## Notes:

Package outline information and specifications are defined by Mil-Std-1835 package dimension requirements.
"-MIL" products manufactured by QP Semiconductor are compliant to the assembly, burn-in, test and quality conformance requirements of Test Methods $5004 \& 5005$ of Mil-Std-883 for Class B devices. This datasheet defines the electrical test requirements for the device(s).

The listed drawings, Mil-PRF-38535, Mil-Std-883 and Mil-Std-1835 are available online at http://www.dscc.dla.mil/

Additional information is available at our website http://www.qpsemi.com

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for FPGA - Field Programmable Gate Array category:

## Click to view products by E 2 v manufacturer:

Other Similar products are found below :
5AGXBA5D4F27I5N 5AGXMA3D4F27I3N 5CEFA7F27C6N 5CGTFD7D5F27I7N EP1C4F400C7N EP1S25F672I7 EP1SGX25DF672I6N
EP2C50F672C8N EP2S30F672C5 EP2S60F672C5N EP4CGX110DF27C8N EP4CGX150DF27I7N EP4CGX50DF27I7N
EP4CGX75DF27I7N LAMXO640C-3FTN256E LFE2-12E-6QN208I LFE2-20E-6FN484I LFE2-6SE-6FN256I LFEC1E-3QN208C
LFXP6C-3QN208CACD PLUS16L87N PLUS16R67N PLUS20L87N PLUS20R87N LCMXO2280C-4FTN324I LFXP15-C-4F388C
LFXP2-8E-6FT256I 5AGTMC3D3F27I3N 5AGXBA5D6F27C6N 5AGXMA5D6F27C6N 5CGXBC4C6F27C7N EP2C70F672C8N EP2S15F672C3N EP4CGX110DF27I7N QP82S100/BXA LCMXO640C-3FT256CAHW LFE2-6E-5TN144I LFSC3GA40E-7FFA1020C

LFXP2-8E-6M132IAEJ LFE2M50SE-6F484I9A LFE3-70EA-8F672C LFSC3GA25E-7FFA1020C LFSC3GA40E-5FFA1020C
LFSC3GA40E-6FFA1020I LFSCM3GA40EP1-5FFA1020C LFSCM3GA40EP1-6FFA1020C LFXP10C-5F388CA1370 LFXP2-5E-5M132I
LFXP2-8E-6M132CAEJ 5962-9154507MXA


[^0]:    QP Semiconductor products are not authorized for use in any space applications. The inclusion of QP Semiconductor products in space applications implies that the space application manufacturer assumes all risk of such use and in doing so indemnifies QP Semiconductor against all charges.

