

## DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is a half bridge configuration using two EPC2012 eGaN FET in a half bridge configuration using two Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

[www.epc-co.com](http://www.epc-co.com)

## Quick Start Procedure

Development board EPC9004 is easy to set up to evaluate the performance of the EPC1012 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:

1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).
2. With power off, connect the switch node of the half bridge OUT (J3, J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 200 V on  $V_{OUT}$ ).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

**NOTE.** When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique.

### THERMAL CONSIDERATIONS

The EPC9004 development board showcases the EPC1012 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9004 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

**NOTE.** The EPC9004 development board does not have any current or thermal protection on board.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current will be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range		150	200	V
$V_{OUT}$	Switch Node Output Voltage			2*	V
$I_{OUT}$	Switch Node Output Current			2*	A
$V_{PWM}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Minimum 'High' State Input Pulse Width		100		ns
	Minimum 'Low' State Input Pulse Width		500#		ns
	VPWM rise and fall time < 10ns				
	VPWM rise and fall time < 10ns				

## Development Board EPC9004 Quick Start Guide

200 V Half-Bridge with Gate Drive, Using EPC2012

EFFICIENT POWER CONVERSION  
EPC

Figure 1: Block Diagram of EPC9004 Development Board




Figure 2: Proper Connection and Measurement Setup




Figure 3: Proper Measurement of Switch Node – OUT





Figure 4: Waveforms for  $V_{IN} = 150V$  to  $5V/2A$  (100kHz) Buck converter  
CH1: VPWM Input voltage – CH2: (IOUT) Switch node current – CH4: (VOUT) Switch node voltage

## DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is 2" x 1.5" and contains not only two EPC2012 eGaN FET in a half bridge configuration using two Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current will be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range			150	V
$V_{OUT}$	Switch Node Output Voltage			200	V
$I_{OUT}$	Switch Node Output Current			2*	A
$V_{PWM}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Minimum 'High' State Input Pulse Width			0	V
	Minimum 'Low' State Input Pulse Width			1.5	V
	VPWM rise and fall time < 10ns		100		ns
	VPWM rise and fall time < 10ns		500#		ns

## DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is 2" x 1.5" and contains not only two EPC2012 eGaN FET in a half bridge configuration using two Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current will be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range			150	V
$V_{OUT}$	Switch Node Output Voltage			200	V
$I_{OUT}$	Switch Node Output Current			2*	A
$V_{PWM}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Minimum 'High' State Input Pulse Width			0	V
	Minimum 'Low' State Input Pulse Width			1.5	V
	VPWM rise and fall time < 10ns		100		ns
	VPWM rise and fall time < 10ns		500#		ns

## Development Board EPC9004 Quick Start Guide

200 V Half-Bridge with Gate Drive, Using EPC2012



**Contact us:**  
[www.epc-co.com](http://www.epc-co.com)

**Renee Yawger**  
 WW Marketing  
 Office: +1,908.475.5702  
 Mobile: +1,908.619.9678  
 renee.yawger@epc-co.com

**Bhasy Nair**  
 Global FAE Support  
 Office: +1,972.805.8585  
 Mobile: +1,469.879.2424  
 bhasy.nair@epc-co.com

**Stephen Tsang**  
 Sales, Asia  
 Peter Cheng  
 FAE Support, Asia  
 Mobile: +886.938.009.706  
 peter.cheng@epc-co.com

**Stephen Tsang**  
 Mobile: +852.9408.8351  
 stephen.tsang@epc-co.com

EPC Products are distributed exclusively through Digil-Key.  
[www.digikkey.com](http://www.digikkey.com)

The EPC9004 board is intended for product evaluation purposes only and is not intended for commercial use. As an evaluation tool, it is not designed for compliance with the European Union directive on electromagnetic compatibility or any other such directives or regulations. As board builds are at times subject to product availability, it is possible that boards may contain components or assembly materials that are not RoHS compliant. EPC makes no guarantee that the purchased board is 100% RoHS compliant. No license is implied or granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or other intellectual property rights of any kind. EPC reserves the right at any time, without notice, to change said circuitry and specifications.

## Quick Start Procedure

Development board EPC9004 is easy to set up to evaluate the performance of the EPC1012 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:

1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).
2. With power off, connect the switch node of the half bridge OUT (J3, J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 200 V on  $V_{OUT}$ ).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

**NOTE.** When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique.

### THERMAL CONSIDERATIONS

The EPC9004 development board showcases the EPC1012 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9004 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

**NOTE.** The EPC9004 development board does not have any current or thermal protection on board.




Figure 1: Block Diagram of EPC9004 Development Board




Figure 4: Waveforms for  $V_{IN} = 150\text{ V}$  to  $5\text{ V}/2\text{ A}$  (100kHz) Buck converter  
 CH1: VPWM Input voltage – CH2: (IOUT) Switch node current – CH4: (VOUT) Switch node voltage




Figure 2: Proper Connection and Measurement Setup




Figure 3: Proper Measurement of Switch Node – OUT

### DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range		150	200	V
$V_{OUT}$	Switch Node Output Voltage			200	V
$I_{OUT}$	Switch Node Output Current		2*		A
$V_{Pwm}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		3.5		V
	Input 'Low'		0	1.5	V
	Minimum 'High' State Input Pulse Width	VPWM rise and fall time < 10ns	100		ns
	Minimum 'Low' State Input Pulse Width	VPWM rise and fall time < 10ns	500#		ns

## Quick Start Procedure

Development board EPC9004 is easy to set up to evaluate the performance of the EPC2012 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:

1. With power off, connect the input power supply bus to + $V_{IN}$  (J5, J6) and ground / return to - $V_{IN}$  (J7, J8).
2. With power off, connect the switch node of the half bridge  $V_{OUT}$  (J3, J4) to your circuit as required.
3. With power off, connect the gate drive input to + $V_{DD}$  (J1, Pin-1) and ground return to - $V_{DD}$  (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 200 V on  $V_{OUT}$ ).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

**NOTE.** When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique.

### THERMAL CONSIDERATIONS

The EPC9004 development board showcases the EPC2012 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9004 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

**NOTE.** The EPC9004 development board does not have any current or thermal protection on board.

## Development Board EPC9004 Quick Start Guide

200 V Half-Bridge with Gate Drive, Using EPC2012




Figure 1: Block Diagram of EPC9004 Development Board




Figure 4: Waveforms for  $V_{IN} = 150V$  to  $5V/2A$  (100kHz) Buck converter  
CH1: VPWM Input voltage – CH2: ( $I_{OUT}$ ) Switch node current – CH4: ( $V_{OUT}$ ) Switch node voltage




Figure 2: Proper Connection and Measurement Setup




Figure 3: Proper Measurement of Switch Node –  $V_{OUT}$

## EPC

EFFICIENT POWER CONVERSION

**Contact us:**  
[www.epc-co.com](http://www.epc-co.com)  
**Renee Yawger**  
 WW Marketing  
 Office: +1.908.475.5702  
 Mobile: +1.908.619.9678  
 renee.yawger@epc-co.com  
**Bhasy Nair**  
 Global FAE Support  
 Office: +1.972.805.8585  
 Mobile: +1.469.879.2424  
 bhasy.nair@epc-co.com  
**Peter Cheng**  
 FAE Support, Asia  
 Mobile: +886.938.009.706  
 peter.cheng@epc-co.com  
**Stephen Tsang**  
 Sales, Asia  
 Mobile: +852.9408.8351  
 stephen.tsang@epc-co.com

EPC Products are distributed exclusively through Digi-Key.  
[www.digikey.com](http://www.digikey.com)

The EPC9004 board is intended for product evaluation purposes only and is not intended for commercial use. As an evaluation tool, it is not designed for compliance with the European Union directive on electromagnetic compatibility or any other such directives or regulations. As board builds are at times subject to product availability, it is possible that boards may contain components or assembly materials that are not RoHS compliant. EPC makes no guarantee that the purchased board is 100% RoHS compliant. No license are implied or granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or other intellectual property rights of any kind. EPC reserves the right at any time, without notice, to change said circuitry and specifications.

### DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN<sup>®</sup>) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current will be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range		150	200	V
$V_{OUT}$	Switch Node Output Voltage			200	V
$I_{OUT}$	Switch Node Output Current		2*		A
$V_{PWM}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		3.5		V
	Input 'Low'		0	1.5	V
	Minimum 'High' State Input Pulse Width	VPWM rise and fall time < 10ns	100		ns
	Minimum 'Low' State Input Pulse Width	VPWM rise and fall time < 10ns	500#		ns

## Quick Start Procedure

Development board EPC9004 is easy to set up to evaluate the performance of the EPC2012 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:

1. With power off, connect the input power supply bus to + $V_{IN}$  (J5, J6) and ground / return to - $V_{IN}$  (J7, J8).
2. With power off, connect the switch node of the half bridge  $V_{OUT}$  (J3, J4) to your circuit as required.
3. With power off, connect the gate drive input to + $V_{DD}$  (J1, Pin-1) and ground return to - $V_{DD}$  (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 200 V on  $V_{OUT}$ ).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

**NOTE.** When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique.

### THERMAL CONSIDERATIONS

The EPC9004 development board showcases the EPC2012 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9004 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

**NOTE.** The EPC9004 development board does not have any current or thermal protection on board.

## Development Board EPC9004 Quick Start Guide

200 V Half-Bridge with Gate Drive, Using EPC2012




Figure 1: Block Diagram of EPC9004 Development Board




Figure 4: Waveforms for  $V_{IN} = 150V$  to 5 V/2 A (100kHz) Buck converter  
CH1: VPWM Input voltage – CH2: ( $I_{OUT}$ ) Switch node current – CH4: ( $V_{OUT}$ ) Switch node voltage




Figure 2: Proper Connection and Measurement Setup




Figure 3: Proper Measurement of Switch Node –  $V_{OUT}$

## EPC9004 Development Board / Demonstration Board Notification

EPC Products are distributed exclusively through Dig-Key. [www.digkey.com](http://www.digkey.com)

EPC reserves the right at any time, without notice, to change said circuitry and specifications. No license is granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or other intellectual property rights of any kind. Not RoHS compliant. Efficiency Power Conversion Corporation (EPC) makes no guarantee that the purchased board is 100% RoHS compliant. As board builds are at times subject to product availability, it is possible that boards may contain components or assembly materials that are designed for compliance with the European Union directive on electromagnetic compatibility or any other such directives or regulations. The EPC9004 board is intended for product evaluation purposes only and is not intended for commercial use. As an evaluation tool, it is not intended for use in safety-critical applications. © 2012 Efficient Power Conversion Corporation

**Contact us:**  
[www.epc-co.com](http://www.epc-co.com)


**Renee Yawger**  
WW Marketing  
Office: +1,908.475.5702  
Mobile: +1,908.619.9678  
renee.yawger@epc-co.com

**Bhasy Nair**  
Global FAE Support  
Office: +1,972.805.8585  
Mobile: +1,469.879.2424  
bhasy.nair@epc-co.com


**Stephen Tsang**  
Sales, Asia  
Mobile: +852.9408.8351  
stephen.tsang@epc-co.com

**Peter Cheng**  
FAE Support, Asia  
Mobile: +886.938.009.706  
peter.cheng@epc-co.com

16	2	TP1, TP2	Test Point	Keystone Elect, 5015
17	1	TP3	Connector	1/40th of Tyco, 4-103185-0
18	1	U1	I.C., Logic	Fairchild, NC7SZ00L6X
19	1	U2	I.C., Isolator	Silicon Laboratories, Si8410BB
20	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
21	2	U6, U7	I.C., Gate driver	Texas Instruments, UCC27611
22	0	C1, C15	Optional capacitor	
23	0	P1, P2	Optional Potentiometer	
24	0	R13, R14	Optional resistor	
25	0	U5	Optional I.C.	



16	2	TP1, TP2	Test Point	Keystone Elect, 5015
17	1	TP3	Connector	1/40th of Tyco, 4-103185-0
18	1	U1	I.C., Logic	Fairchild, NC7SZ00L6X
19	1	U2	I.C., Isolator	Silicon Laboratories, Si8410BB
20	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
21	2	U6, U7	I.C., Gate driver	Texas Instruments, UCC27611
22	0	C1, C15	Optional capacitor	
23	0	P1, P2	Optional Potentiometer	
24	0	R13, R14	Optional resistor	
25	0	U5	Optional I.C.	



## DESCRIPTION

The EPC9004 development board is a 200 V maximum device voltage, featuring the EPC2012 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2012 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9004 development board is 2" x 1.5" and contains not only two EPC2012 eGaN FET in a half bridge configuration using two Texas Instruments UCC27611 gate drivers as well as supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2012 eGaN FET please refer to the datasheet available from EPC at [www.epc-co.com](http://www.epc-co.com). The datasheet should be read in conjunction with this quick start guide.

[www.epc-co.com](http://www.epc-co.com)

## Quick Start Procedure

Development board EPC9004 is easy to set up to evaluate the performance of the EPC1012 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:

1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).
2. With power off, connect the switch node of the half bridge OUT (J3, J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 200 V on  $V_{OUT}$ ).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

**NOTE.** When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique.

### THERMAL CONSIDERATIONS

The EPC9004 development board showcases the EPC1012 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9004 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

**NOTE.** The EPC9004 development board does not have any current or thermal protection on board.

\* Assumes inductive load, maximum current depends on die temperature – actual maximum current will be subject to switching frequency, bus voltage and thermal. # Dependent on time needed to 'refresh' high side bootstrap voltage.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
$V_{DD}$	Gate Drive Input Supply Range		7	12	V
$V_{IN}$	Bus Input Voltage Range		150	200	V
$V_{OUT}$	Switch Node Output Voltage			2*	V
$I_{OUT}$	Switch Node Output Current			6	A
$V_{PWM}$	PWM Logic Input Voltage Threshold		3.5	6	V
	Minimum 'High' State Input Pulse Width		100		ns
	Minimum 'Low' State Input Pulse Width		500#		ns
	VPWM rise and fall time < 10ns				
	VPWM rise and fall time < 10ns				

## Development Board EPC9004 Quick Start Guide

200 V Half-Bridge with Gate Drive, Using EPC2012

EFFICIENT POWER CONVERSION  
EPC

Figure 1: Block Diagram of EPC9004 Development Board





Figure 4: Waveforms for  $V_{IN} = 150$  V to 5 V/2 A (100kHz) Buck converter  
CH1: VPWM Input voltage – CH2: (IOUT) Switch node current – CH4: (VOUT) Switch node voltage

Figure 2: Proper Connection and Measurement Setup





Figure 3: Proper Measurement of Switch Node – OUT

EFFICIENT POWER CONVERSION  
EPC

EPC Products are distributed exclusively through Dig-Key.  
[www.digkey.com](http://www.digkey.com)

**Contact us:**  
[www.epc-co.com](http://www.epc-co.com)

**Renee Yawger**  
WW Marketing  
Office: +1,908.475.5702  
Mobile: +1,908.619.9678  
rene.yawger@epc-co.com

**Bhasy Nair**  
Global FAE Support  
Office: +1,972.805.8585  
Mobile: +1,469.879.2424  
bhassy.nair@epc-co.com

**Stephen Tsang**  
Sales, Asia  
FAE Support, Asia  
Mobile: +852.9408.8351  
peter.cheng@epc-co.com

**Development Board / Demonstration Board Notification**  
The EPC9004 board is intended for product evaluation purposes only and is not intended for commercial use. As an evaluation tool, it is not designed for compliance with the European Union directive on electromagnetic compatibility or any other such directives or regulations. As board builds are at times subject to product availability, it is possible that boards may contain components or assembly materials that are not RoHS compliant. EPC makes no guarantee that the purchased board is 100% RoHS compliant. No license are implied or granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind. EPC reserves the right at any time, without notice, to change said circuitry and specifications.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Power Management IC Development Tools](#) category:*

*Click to view products by [EPCOS](#) manufacturer:*

Other Similar products are found below :

[EVAL6482H-DISC](#) [EVAL-AD5522EBUZ](#) [EVAL-ADM1060EBZ](#) [EVAL-ADM1073MEBZ](#) [EVAL-ADM1166TQEBZ](#) [EVAL-ADM1168LQEBZ](#) [EVAL-ADM1171EBZ](#) [EVAL-ADM1276EBZ](#) [EVB-EN5319QI](#) [EVB-EN5365QI](#) [EVB-EN6347QI](#) [EVB-EP5348UI](#) [MIC23158YML EV](#) [MIC23451-AAAYFL EV](#) [MIC5281YMME EV](#) [124352-HMC860LP3E](#) [ADM00513](#) [ADM8611-EVALZ](#) [ADM8612-EVALZ](#) [ADM8613-EVALZ](#) [ADM8615-EVALZ](#) [ADP1046ADC1-EVALZ](#) [ADP1055-EVALZ](#) [ADP122-3.3-EVALZ](#) [ADP130-0.8-EVALZ](#) [ADP130-1.2-EVALZ](#) [ADP130-1.5-EVALZ](#) [ADP130-1.8-EVALZ](#) [ADP160UJZ-REDYKIT](#) [ADP166UJ-EVALZ](#) [ADP1712-3.3-EVALZ](#) [ADP1714-3.3-EVALZ](#) [ADP1715-3.3-EVALZ](#) [ADP1716-2.5-EVALZ](#) [ADP1740-1.5-EVALZ](#) [ADP1752-1.5-EVALZ](#) [ADP1754-1.5-EVALZ](#) [ADP1828LC-EVALZ](#) [ADP1870-0.3-EVALZ](#) [ADP1871-0.6-EVALZ](#) [ADP1873-0.6-EVALZ](#) [ADP1874-0.3-EVALZ](#) [ADP1876-EVALZ](#) [ADP1879-1.0-EVALZ](#) [ADP1882-1.0-EVALZ](#) [ADP1883-0.6-EVALZ](#) [ADP197CB-EVALZ](#) [ADP199CB-EVALZ](#) [ADP2102-1.25-EVALZ](#) [ADP2102-1.2-EVALZ](#)