The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

## THERMAL CONSIDERATIONS

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

- 9. For shutdown, please follow steps in reverse.
- 8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
- 7. Turn on the controller / PWM input source and probe switching node to see switching operation.
- 6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- 5. Turn on the gate drive supply make sure the supply is between 7 V and 12 V range.
- 4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- 3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- 2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- 1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).

and measurement setup and follow the procedure below:

# **Quick Start Procedure**

<u>moɔ.oɔ-ɔqə.www</u>

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect

A complete block diagram of the circuit is given in Figure 1. cilitate simple waveform measurement and efficiency calculation. -et of striod performance. There are also various probe points to talemitgo not tuoval bna stnenopmon levitical components and layout tor optimal National LM5113 gate driver, supply and bypass capacitors. The

sheet should be read in conjunction with this quick start guide. -the datasheet available from EPC at www.epc-co.com. The data-For more information on the EPC2007s eGaN FET please refer to

easily connected into any existing converter. including all the critical components on a single board that can be to simplify the evaluation process of the EPC2007 eGaN FET by effect transistor (FET). The purpose of this development board is blaft (<sup>®</sup>M6Gall<sup>®</sup>) abom themesonenna COO2 enhancement mode (eGall<sup>®</sup>) field age, 5 A maximum output current, half bridge with onboard gate -flov biveb mumixem V 001 s zi breod from device volt-

DESCRIPTION

only two EPC2007 eGaN FET in a half bridge configuration using The EPC9006 development board is 2.1 x "2.1 si brand tramportation of

SYMBOLPARAMETERCONDITIONSMINMAXINITS $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $7$ $V$ $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{VWA}$ $V$ <	r əldsT	e کا ۲۵ (C)				
V   N   No.   No.   No.   No.   No.   No.     V <sub>IV</sub> Bus Input Voltage Range   No.   No.   No.   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oVM</sub> WMA   Input Voltage   Input Yow'   0.   1.5   V     Nmm   Mmm   Mmm   No.   0.   1.5   V     Nmm   Mmm   Version   Version   New   New   New     New   Mmm   New   New   New   New   New   New     New   New   New   New   New   New   New   New     New   New   New   New   New   New   New   New     No   N   New   New   New   New   New   New     No   N   New   New   New   New   New   New	SAWBOL	A B T B M A A A A A A A A A A A A A A A A A A	SNOILIONO	NIW	XAM	STINU
V Nout Image: Constraint of the system of t	$\Lambda^{  DD}$	Gate Drive Input Supply Range		L	15	٨
A *5 A 5*   No 0 5.5 100 L   V 0 3.5 3.5   V 0 1.0 L   N 30 30	$^{NI}\Lambda$	epneß spetloV tuqni sug			*0Z	٨
V 3.5 3.5 3.5   V 0 1.5 V   V 0 1.5 V   Nmvq V 1 V   Nmvq V 0 1.5   Nmvq V V V	$\Lambda_{_{OUT}}$	speiloV tuqtuO sboM dotiw2			001	٨
sn 0 7.5 0 V   sn 0 1.5 V V	Ιουτ	Switch Node Output Current			٤*	A
sn 30   Amount Pulse Width Minimum ine < 10ns	$\Lambda^{\text{bMW}}$	blodreyt blott Voltage Threshold MW9	,4giH`tuqn	3.5	9	٨
			,mont 'Low'	0	5.1	٨
$\label{eq:second} \begin{tabular}{ c c c c c c c c } \label{eq:second} sint $$ and $$		dtbiW əslu9 tuqnl ətst2 'dpiH' muminiM	$100 \ \text{M}^{-1}$ sn0 f $>$ 9mit llst bns 9sir $_{\text{MM}}$ V	30		su
		htbiW seluq tuqnl stat2 'wo'' muminiM	$sn01 > 9mit$ llaf bna 9sir $_{\rm MW9}V$	#00 L		su

# Limited by time needed to 'refresh' high side bootstrap supply voltage. "Assumes inductive load, maximum current depends on die temperatue – actual maximum current with be subject to switching frequency, bus voltage and thermals.

## Gate Drive VDD Gate Drive Half-Bridge with Bypass ılaau Regulato PWM Logic and LM5113 Input Dead-time Gate ĴЪ Ľ Adjust Driver





Figure 1: Block Diagram of EPC9006 Development Board



7 V - 12 V Voo Supply + Gate Drive Supply


EPC9006,

# Quick Start Guide Development Board EPC9006


100 V Half-Bridge with Gate Drive, Using EPC2007







100 V DEVELOPMENTBOARD eG<u>aN<sup>®</sup></u> FET (C) EPC 201



CH1: VPWM Input voltage – CH2: (Iour) Switch node current – CH4: (Vour) Switch node voltage

Figure 3: Proper Measurement of Switch Node – OUT

## 4242.978.934.1+:9lidoM 2828.208.279.1+ :97іЮ **Find the Support Bhasy Nair**

peter.cheng@epc-co.com

007.000.850.388+ :9lidoM

moɔ.oɔ-ɔq<u>ə</u>@rien.yzedd

FAE Support, Asia

Peter Cheng

<u>moɔ.oɔ-ɔq</u>9.www

:su totato)

renee.yawger@epc-co.com 8/96.916.809.1+:911doM 2072.274.809.1+:90#0 WW Marketing Renee Yawger

f258.8049.228+:9lidoM **Sales, Asia** pnszi naddażč

moo.oo-oq@pnast.nandate

EPC Products are distributed exclusively through Digi-Key.

<u>moɔ.yəメigib.www</u>

design, software performance, or intringement of patents or any othe granted under any patent right or other intellectual property whatsoever. EVC assumes no liability for application ubject to product availability, it is possible that boards may contain components or assembly materials that a retion Board Notification

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

## THERMAL CONSIDERATIONS

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

- 9. For shutdown, please follow steps in reverse.
- 8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
- 7. Turn on the controller / PWM input source and probe switching node to see switching operation.
- 6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- 5. Turn on the gate drive supply make sure the supply is between 7 V and 12 V range.
- 4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- 3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- 2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- 1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).

and measurement setup and follow the procedure below:

# **Quick Start Procedure**

<u>moɔ.oɔ-ɔqə.www</u>

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect

A complete block diagram of the circuit is given in Figure 1. cilitate simple waveform measurement and efficiency calculation. -et of striod performance. There are also various probe points to talemitgo not tuoval bna stnenopmon levitical components and layout tor optimal National LM5113 gate driver, supply and bypass capacitors. The

sheet should be read in conjunction with this quick start guide. -the datasheet available from EPC at www.epc-co.com. The data-For more information on the EPC2007s eGaN FET please refer to

easily connected into any existing converter. including all the critical components on a single board that can be to simplify the evaluation process of the EPC2007 eGaN FET by effect transistor (FET). The purpose of this development board is blaft (<sup>®</sup>M6Gall<sup>®</sup>) abom themesonenna COO2 enhancement mode (eGall<sup>®</sup>) field age, 5 A maximum output current, half bridge with onboard gate -flov biveb mumixem V 001 s zi breod from device volt-

DESCRIPTION

only two EPC2007 eGaN FET in a half bridge configuration using The EPC9006 development board is 2.1 x "2.1 si brand tramportation of

SYMBOLPARAMETERCONDITIONSMINMAXINITS $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $7$ $V$ $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{VWA}$ $V$ <	r əldsT	e کا ۲۵ (C)				
V   N   No.   No.   No.   No.   No.   No.     V <sub>IV</sub> Bus Input Voltage Range   No.   No.   No.   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oVM</sub> WMA   Input Voltage   Input Yow'   0.   1.5   V     Nmm   Mmm   Mmm   No.   0.   1.5   V     Nmm   Mmm   Version   Version   New   New   New     New   Mmm   New   New   New   New   New   New     New   New   New   New   New   New   New   New     New   New   New   New   New   New   New   New     No   N   New   New   New   New   New   New     No   N   New   New   New   New   New   New	SAWBOL	A B T B M A A A A A A A A A A A A A A A A A A	SNOILIONO	NIW	XAM	STINU
V Nout Image: Constraint of the system of t	$\Lambda^{ ext{DD}}$	Gate Drive Input Supply Range		L	15	٨
A *5 A 5*   No 0 5.5 100 L   V 0 3.5 3.5   V 0 1.0 L   N 30 30	$^{NI}\Lambda$	epneß spetloV tuqni sug			*0Z	٨
V 3.5 3.5 3.5   V 0 1.5 V   V 0 1.5 V   Nmvq V 1 V   Nmvq V 0 1.5   Nmvq V V V	$\Lambda_{_{OUT}}$	speiloV tuqtuO sboM dotiw2			001	٨
sn 0 7.5 0 V   sn 0 1.5 V V	Ιουτ	Switch Node Output Current			٤*	A
sn 30   Amount Pulse Width Minimum ine < 10ns	$\Lambda^{\text{bMW}}$	blodreyt blott Voltage Threshold MW9	,4giH`tuqn	3.5	9	٨
			,mont 'Low'	0	5.1	٨
$\label{eq:second} \begin{tabular}{ c c c c c c c c } \label{eq:second} sint $$ and $$		dtbiW əslu9 tuqnl ətst2 'dpiH' muminiM	$100 \ \text{M}^{-1}$ sn0 f $>$ 9mit llst bns 9sir $_{\text{MM}}$ V	30		su
		htbiW seluq tuqnl stat2 'wo'' muminiM	$sn01 > 9mit$ llaf bna 9sir $_{\rm MW9}V$	#00 L		su

# Limited by time needed to 'refresh' high side bootstrap supply voltage. "Assumes inductive load, maximum current depends on die temperatue – actual maximum current with be subject to switching frequency, bus voltage and thermals.

## Gate Drive VDD Gate Drive Half-Bridge with Bypass ılaau Regulato PWM Logic and LM5113 Input Dead-time Gate ĴЪ Ľ Adjust Driver





Figure 1: Block Diagram of EPC9006 Development Board



7 V - 12 V Voo Supply + Gate Drive Supply


EPC9006,

# Quick Start Guide Development Board EPC9006


100 V Half-Bridge with Gate Drive, Using EPC2007







100 V DEVELOPMENTBOARD eG<u>aN<sup>®</sup></u> FET (C) EPC 201



CH1: VPWM Input voltage – CH2: (Iour) Switch node current – CH4: (Vour) Switch node voltage

Figure 3: Proper Measurement of Switch Node – OUT

## 4242.978.934.1+:9lidoM 2828.208.279.1+ :97іт0 **Find the Support Bhasy Nair**

peter.cheng@epc-co.com

007.000.850.388+ :9lidoM

moɔ.oɔ-ɔq<u>ə</u>@rien.yzedd

FAE Support, Asia

Peter Cheng

<u>moɔ.oɔ-ɔq</u>9.www

:su totato)

renee.yawger@epc-co.com 8/96.916.809.1+:911doM 2072.274.809.1+:90#0 WW Marketing Renee Yawger

f258.8049.228+:9lidoM **Sales, Asia** pnszi naddażč

moo.oo-oq@pnast.nandate

EPC Products are distributed exclusively through Digi-Key.

<u>moɔ.yəメigib.www</u>

design, software performance, or intringement of patents or any othe granted under any patent right or other intellectual property whatsoever. EVC assumes no liability for application ubject to product availability, it is possible that boards may contain components or assembly materials that a retion Board Notification

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

## THERMAL CONSIDERATIONS

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

- 9. For shutdown, please follow steps in reverse.
- 8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
- 7. Turn on the controller / PWM input source and probe switching node to see switching operation.
- 6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- 5. Turn on the gate drive supply make sure the supply is between 7 V and 12 V range.
- 4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- 3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- 2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- 1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).

and measurement setup and follow the procedure below:

# **Quick Start Procedure**

<u>moɔ.oɔ-ɔqə.www</u>

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect

A complete block diagram of the circuit is given in Figure 1. cilitate simple waveform measurement and efficiency calculation. -et of striod performance. There are also various probe points to talemitgo not tuoval bna stnenopmon levitical components and layout tor optimal National LM5113 gate driver, supply and bypass capacitors. The

sheet should be read in conjunction with this quick start guide. -the datasheet available from EPC at www.epc-co.com. The data-For more information on the EPC2007s eGaN FET please refer to

easily connected into any existing converter. including all the critical components on a single board that can be to simplify the evaluation process of the EPC2007 eGaN FET by effect transistor (FET). The purpose of this development board is blaft (<sup>®</sup>M6Gall<sup>®</sup>) abom themesonenna COO2 enhancement mode (eGall<sup>®</sup>) field age, 5 A maximum output current, half bridge with onboard gate -flov biveb mumixem V 001 s zi breod from device volt-

DESCRIPTION

only two EPC2007 eGaN FET in a half bridge configuration using The EPC9006 development board is 2.1 x "2.1 si brand tramportation of

SYMBOLPARAMETERCONDITIONSMINMAXINITS $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $7$ $V$ $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{VWA}$ $V$ <	r əldsT	e کا ۲۵ (C)				
V   N   No.   No.   No.   No.   No.   No.     V <sub>IV</sub> Bus Input Voltage Range   No.   No.   No.   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oVM</sub> WMA   Input Voltage   Input Yow'   0.   1.5   V     Nmm   Mmm   Mmm   No.   0.   1.5   V     Nmm   Mmm   Version   Version   New   New   New     New   Mmm   New   New   New   New   New   New     New   New   New   New   New   New   New   New     New   New   New   New   New   New   New   New     No   N   New   New   New   New   New   New     No   N   New   New   New   New   New   New	SAWBOL	A B T B M A A A A A A A A A A A A A A A A A A	SNOILIONO	NIW	XAM	STINU
V Nout Image: Constraint of the system of t	$\Lambda^{  DD}$	Gate Drive Input Supply Range		L	15	٨
A *5 A 5*   No 0 5.5 100 L   V 0 3.5 3.5   V 0 1.0 L   N 30 30	$^{NI}\Lambda$	epneß spetloV tuqni sug			*0Z	٨
V 3.5 3.5 3.5   V 0 1.5 V   V 0 1.5 V   Nmvq V 1 V   Nmvq V 0 1.5   Nmvq V V V	$\Lambda_{_{OUT}}$	speiloV tuqtuO sboM dotiw2			001	٨
sn 0 7.5 0 V   sn 0 1.5 V V	Ιουτ	Switch Node Output Current			٤*	A
sn 30   Amount Pulse Width Minimum ine < 10ns	$\Lambda^{\text{bMW}}$	blodsərdT əgstloV tuqnl zipod MW9	,4giH`tuqn	3.5	9	٨
			,mont 'Low'	0	5.1	٨
$\label{eq:second} \begin{tabular}{ c c c c c c c c } \label{eq:second} sint $$ and $$		dtbiW əslu9 tuqnl ətst2 'dpiH' muminiM	$100 \ \text{M}^{-1}$ sn0 f $>$ 9mit llst bns 9sir $_{\text{MM}}$ V	30		su
		htbiW seluq tuqnl stat2 'wo'' muminiM	$sn01 > 9mit$ llaf bna 9sir $_{\rm MW9}V$	#00 L		su

# Limited by time needed to 'refresh' high side bootstrap supply voltage. "Assumes inductive load, maximum current depends on die temperatue – actual maximum current with be subject to switching frequency, bus voltage and thermals.

## Gate Drive VDD Gate Drive Half-Bridge with Bypass ılaau Regulato PWM Logic and LM5113 Input Dead-time Gate ĴЪ Ľ Adjust Driver





Figure 1: Block Diagram of EPC9006 Development Board



7 V - 12 V Voo Supply + Gate Drive Supply


EPC9006,

# Quick Start Guide Development Board EPC9006


100 V Half-Bridge with Gate Drive, Using EPC2007







100 V DEVELOPMENTBOARD eG<u>aN<sup>®</sup></u> FET (C) EPC 201



CH1: VPWM Input voltage – CH2: (Iour) Switch node current – CH4: (Vour) Switch node voltage

Figure 3: Proper Measurement of Switch Node – OUT

## 4242.978.934.1+:9lidoM 2828.208.279.1+ :97іт0 **Find the Support Bhasy Nair**

peter.cheng@epc-co.com

007.000.850.388+ :9lidoM

moɔ.oɔ-ɔq<u>ə</u>@rien.yzedd

FAE Support, Asia

Peter Cheng

<u>moɔ.oɔ-ɔq</u>9.www

:su totato)

renee.yawger@epc-co.com 8/96.916.809.1+:911doM 2072.274.809.1+:90#0 WW Marketing Renee Yawger

f258.8049.228+:9lidoM **Sales, Asia** pnszi naddażč

moo.oo-oq@pnast.nandate

EPC Products are distributed exclusively through Digi-Key.

<u>moɔ.yəメigib.www</u>

design, software performance, or intringement of patents or any othe granted under any patent right or other intellectual property whatsoever. EVC assumes no liability for application ubject to product availability, it is possible that boards may contain components or assembly materials that a retion Board Notification

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

## THERMAL CONSIDERATIONS

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

- 9. For shutdown, please follow steps in reverse.
- 8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
- 7. Turn on the controller / PWM input source and probe switching node to see switching operation.
- 6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- 5. Turn on the gate drive supply make sure the supply is between 7 V and 12 V range.
- 4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- 3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- 2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- 1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).

and measurement setup and follow the procedure below:

# **Quick Start Procedure**

<u>moɔ.oɔ-ɔqə.www</u>

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect

A complete block diagram of the circuit is given in Figure 1. cilitate simple waveform measurement and efficiency calculation. -et of striod performance. There are also various probe points to talemitgo not tuoval bna stnenopmon levitical components and layout tor optimal National LM5113 gate driver, supply and bypass capacitors. The

sheet should be read in conjunction with this quick start guide. -the datasheet available from EPC at www.epc-co.com. The data-For more information on the EPC2007s eGaN FET please refer to

easily connected into any existing converter. including all the critical components on a single board that can be to simplify the evaluation process of the EPC2007 eGaN FET by effect transistor (FET). The purpose of this development board is blaft (<sup>®</sup>M6Gall<sup>®</sup>) abom themesonenna COO2 enhancement mode (eGall<sup>®</sup>) field age, 5 A maximum output current, half bridge with onboard gate -flov biveb mumixem V 001 s zi breod from device volt-

DESCRIPTION

only two EPC2007 eGaN FET in a half bridge configuration using The EPC9006 development board is 2.1 x "2.1 si brand tramportation of

SYMBOLPARAMETERCONDITIONSMINMAXINITS $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $7$ $V$ $V_{DD}$ Gate Drive Input Voltage Range $7$ $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $7$ $7$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V$ $V_{OUT}$ Switch Node Output VoltageInput Voltage $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ Switch Node Output Voltage $V_{VWA}$ $V$ $V$ $V$ $V_{OUT}$ $V$ $V$ $V$ $V$ $V$ $V$ $V_{OUT}$ $V$ $V$ $V$ $V$ $V$ $V$ $V_{OUT}$ $V$	r əldsT	e کا ۲۵ (C)				
V   N   No.   No.   No.   No.   No.   No.     V <sub>IV</sub> Bus Input Voltage Range   No.   No.   No.   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oUT</sub> Switch Node Output Voltage   Input Voltage   Input Voltage   No.   No.     V <sub>oVM</sub> WMA   Input Voltage   Input Yow'   0.   1.5   V     Nmm   Mmm   Mmm   No.   0.   1.5   V     Nmm   Mmm   Version   Version   New   New   New     New   Mmm   New   New   New   New   New   New     New   New   New   New   New   New   New   New     New   New   New   New   New   New   New   New     No   N   New   New   New   New   New   New     No   N   New   New   New   New   New   New	SAWBOL	A B T B M A A A A A A A A A A A A A A A A A A	SNOILIONO	NIW	XAM	STINU
V Nout Image: Constraint of the system of t	$\Lambda^{ ext{DD}}$	Gate Drive Input Supply Range		L	15	٨
A *5 A 5*   No 0 5.5 100 L   V 0 3.5 3.5   V 0 1.0 L   N 30 30	$^{NI}\Lambda$	epneß spetloV tuqni sug			*0Z	٨
V 3.5 3.5 3.5   V 0 1.5 V   V 0 1.5 V   Nmvq V 1 V   Nmvq V 0 1.5   Nmvq V V V	$\Lambda_{out}$	speiloV tuqtuO sboM dotiw2			001	٨
sn 0 7.5 0 V   sn 0 1.5 V V	Ιουτ	Switch Node Output Current			٤*	A
sn 30   Amount Pulse Width Minimum ine < 10ns	$\Lambda^{\text{bMW}}$	blodsərdT əgstloV tuqnl zipod MW9	,4giH`tuqn	3.5	9	٨
			,mont 'Low'	0	5.1	٨
$\label{eq:second} \begin{tabular}{ c c c c c c c c } \label{eq:second} sint $$ and $$		dtbiW əslu9 tuqnl ətst2 'dpiH' muminiM	$100 \ \text{M}^{-1}$ sn0 f $>$ 9mit llst bns 9zir $_{\text{MM}}$ V	30		su
		htbiW seluq tuqnl stat2 'wo'' muminiM	$sn01 > 9mit$ llaf bna 9sir $_{\rm MW9}V$	#00 L		su

# Limited by time needed to 'refresh' high side bootstrap supply voltage. "Assumes inductive load, maximum current depends on die temperatue – actual maximum current with be subject to switching frequency, bus voltage and thermals.

## Gate Drive VDD Gate Drive Half-Bridge with Bypass ılaau Regulato PWM Logic and LM5113 Input Dead-time Gate ĴЪ Ľ Adjust Driver





Figure 1: Block Diagram of EPC9006 Development Board



7 V - 12 V Voo Supply + Gate Drive Supply


EPC9006,

# Quick Start Guide Development Board EPC9006


100 V Half-Bridge with Gate Drive, Using EPC2007







100 V DEVELOPMENTBOARD eG<u>aN<sup>®</sup></u> FET (C) EPC 201



CH1: VPWM Input voltage – CH2: (Iour) Switch node current – CH4: (Vour) Switch node voltage

Figure 3: Proper Measurement of Switch Node – OUT

## 4242.978.934.1+:9lidoM 2828.208.279.1+ :97іт0 **Find the Support Bhasy Nair**

peter.cheng@epc-co.com

007.000.850.388+ :9lidoM

moɔ.oɔ-ɔq<u>ə</u>@rien.yzedd

FAE Support, Asia

Peter Cheng

<u>moɔ.oɔ-ɔq</u>9.www

:su totato)

renee.yawger@epc-co.com 8/96.916.809.1+:911doM 2072.274.809.1+:90#0 WW Marketing Renee Yawger

f258.8049.228+:9lidoM **Sales, Asia** pnszi naddażč

moo.oo-oq@pnast.nandate

EPC Products are distributed exclusively through Digi-Key.


<u>moɔ.yəメigib.www</u>

design, software performance, or intringement of patents or any othe granted under any patent right or other intellectual property whatsoever. EVC assumes no liability for application ubject to product availability, it is possible that boards may contain components or assembly materials that a retion Board Notification

10	I		1.C., LOGIC	
17	1	U2	I.C., Gate driver	Texas Instruments, LM5113
18	1	U3	I.C., Regulator	Microchip, MCP1703T-5002E/MC
19	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
20	0	R13, R14	Optional Resistor	
21	0	C15, C19	Optional Capacitor	
22	0	D5, D6	Optional Diode	
23	0	P1, P2	Optional Potentiometer	

Note 1: 36 pin Header to be cut as follows:


J1: cut 2 pins used J2 & J9: cut 4 pins used TP3: cut 1 pin used



10	I		1.C., LOGIC	
17	1	U2	I.C., Gate driver	Texas Instruments, LM5113
18	1	U3	I.C., Regulator	Microchip, MCP1703T-5002E/MC
19	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
20	0	R13, R14	Optional Resistor	
21	0	C15, C19	Optional Capacitor	
22	0	D5, D6	Optional Diode	
23	0	P1, P2	Optional Potentiometer	

Note 1: 36 pin Header to be cut as follows:

J1: cut 2 pins used J2 & J9: cut 4 pins used TP3: cut 1 pin used



The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

## THERMAL CONSIDERATIONS

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

- 9. For shutdown, please follow steps in reverse.
- efficiency and other parameters.
- 8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior,

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect

- 7. Turn on the controller / PWM input source and probe switching node to see switching operation.
- 6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- 5. Turn on the gate drive supply make sure the supply is between 7 V and 12 V range.
- 4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- 3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- 2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- 1. With power off, connect the input power supply bus to +VIN (J5, J6) and ground / return to -VIN (J7, J8).

and measurement setup and follow the procedure below:

# **Quick Start Procedure**

# <u>moɔ.oɔ-ɔqə.www</u>

A complete block diagram of the circuit is given in Figure 1. cilitate simple waveform measurement and efficiency calculation. -et of striod performance. There are also various probe points to talemitgo not tuoval bna stnenopmon levitical components and layout tor optimal National LM5113 gate driver, supply and bypass capacitors. The

sheet should be read in conjunction with this quick start guide. -the datasheet available from EPC at www.epc-co.com. The data-For more information on the EPC2007s eGaN FET please refer to

easily connected into any existing converter. including all the critical components on a single board that can be to simplify the evaluation process of the EPC2007 eGaN FET by effect transistor (FET). The purpose of this development board is blaft (<sup>®</sup>M6Gall<sup>®</sup>) abom themesonenna COO2 enhancement mode (eGall<sup>®</sup>) field age, 5 A maximum output current, half bridge with onboard gate -flov biveb mumixem V 001 s zi breod from device volt-

only two EPC2007 eGaN FET in a half bridge configuration using The EPC9006 development board is 2.1 x "2.1 si brand tramportation of

STINU     XAM       V     S       V     S       V     *01       V     *01       V     *01       V     *02       V     *03       V     *04       V     *05       V     S       V     S	e کا ۲۵) (C) کم (C) ک <sub>A</sub> (C) ک <sub>A</sub> (C) ک				
N     S*       N     S*       N     S*       N     00       N     *0/	NIW	SNOILIONO	ЯЭТЭМАЯАЧ	SAWBOL	
V 000 A *7 V 22.	L Z		Gate Drive Input Supply Range	$\Lambda^{  DD}$	
A *6 V 22	<u> </u>		agnaß agatioV tuqni zuß	۸ <sup>IN</sup>	
Λ <u>5</u>	L		speiloV tuqtuO sboM dotiw2	$\Lambda^{ont}$	
Λ	ŝ		Switch Node Output Current	Ι	
	9 5.5	,4biH, 1ndul	PWM Logic Input Voltage Threshold	$\Lambda^{\text{bMW}}$	
su	L 0	,moŋ; ınduj			
	30	100  f > 9 mit llat bus seit $MWqV$	dtbiW əslu9 tuqnl ətat2 'dpiH' muminiM		
su	#00 L	$100 \text{ f} > 9 \text{mit}$ llat bus seit $M_{MMq}$ V	htbiW seluq tuqnl stat2 'woJ' muminiM		

# Limited by time needed to 'refresh' high side bootstrap supply voltage. "Assumes inductive load, maximum current depends on die temperatue – actual maximum current with be subject to switching frequency, bus voltage and thermals.

## DESCRIPTION

# Quick Start Guide Development Board EPC9006

Gate Drive

LM5113

Gate

Driver

Ľ

ılaau

VDD

PWM

Input

ĴЪ

Gate Drive

Regulato

Logic and

Dead-time

Adjust

Figure 1: Block Diagram of EPC9006 Development Board

100 V Half-Bridge with Gate Drive, Using EPC2007

Half-Bridge with Bypass



Figure 4: Typical Waveforms for VIN = 48 V to 5 V/5 A (1000kHz) Buck converter

CH1: VPWM Input voltage - CH2: (Iout) Switch node current - CH4: (Vout) Switch node voltage


7 V – 12 V

Voo Supply

+

Gate Drive Supply

EPC9006,



Minimize loon

100 V DEVELOPMENTBOARD eG<u>aN<sup>®</sup></u> FET (C) EPC 201






Figure 3: Proper Measurement of Switch Node – OUT

## 4242.978.934.1+:9lidoM 2828.208.279.1+ :97іт0 **Find the Support Bhasy Nair**

FAE Support, Asia Peter Cheng moɔ.oɔ-ɔq<u>ə</u>@rien.yzedd

peter.cheng@epc-co.com 007.000.850.388+ :9lidoM

EPC Products are distributed exclusively through Digi-Key.

moo.oo-oq@pnast.nandate f258.8049.228+:9lidoM

pnszi naddażč renee.yawger@epc-co.com

8/96.916.809.1+:911doM

2072.274.809.1+:90#0

WW Marketing

Renee Yawger

:su totato)

<u>moɔ.oɔ-ɔq</u>9.www

Place probe in large via at OUT

**Sales, Asia** 

design, software performance, or intringement of patents or any othe r granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for application סט רסנלסנפרוסט (באר) עופאפצ עס לתפופערפה רעפר רעפ לחובטפצפס מספנס וז וחחא אסובי בסעולוופער subject to product availability, it is possible that boards may contain components or assembly materials that a априту ос влу оспес sucn анессичез ог regulations. ioifeoflifoN byeod noiferi

<u>moɔ.yəメigib.www</u>

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management IC Development Tools category:

Click to view products by EPCOS manufacturer:

Other Similar products are found below :

EVAL6482H-DISC EVAL-AD5522EBUZ EVAL-ADM1060EBZ EVAL-ADM1073MEBZ EVAL-ADM1166TQEBZ EVAL-ADM1168LQEBZ EVAL-ADM1171EBZ EVAL-ADM1276EBZ EVB-EN5319QI EVB-EN5365QI EVB-EN6347QI EVB-EP5348UI MIC23158YML EV MIC23451-AAAYFL EV MIC5281YMME EV 124352-HMC860LP3E ADM00513 ADM8611-EVALZ ADM8612-EVALZ ADM8613-EVALZ ADM8615-EVALZ ADP1046ADC1-EVALZ ADP1055-EVALZ ADP122-3.3-EVALZ ADP130-0.8-EVALZ ADP130-1.2-EVALZ ADP130-1.5-EVALZ ADP1046ADC1-EVALZ ADP160UJZ-REDYKIT ADP166UJ-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP130-1.5-EVALZ ADP1716-2.5-EVALZ ADP160UJZ-REDYKIT ADP166UJ-EVALZ ADP1712-3.3-EVALZ ADP1714-3.3-EVALZ ADP1715-3.3-EVALZ ADP1716-2.5-EVALZ ADP1740-1.5-EVALZ ADP1752-1.5-EVALZ ADP1754-1.5-EVALZ ADP1828LC-EVALZ ADP1870-0.3-EVALZ ADP1871-0.6-EVALZ ADP1873-0.6-EVALZ ADP1874-0.3-EVALZ ADP1876-EVALZ ADP1879-1.0-EVALZ ADP1882-1.0-EVALZ ADP1883-0.6-EVALZ ADP197CB-EVALZ ADP199CB-EVALZ ADP2102-1.25-EVALZ ADP2102-1.2-EVALZ