

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V_{DD}	Gate Drive Input Supply Range		7	12	V
V_{IN}	Bus Input Voltage Range		70*	100	V
V_{OUT}	Switch Node Output Voltage				V
I_{OUT}	Switch Node Output Current		5*		A
V_{PWM}	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		0	1.5	V
	Minimum 'High' State Input Pulse Width		30		ns
	V_{PWM} rise and fall time < 10ns				ns
	Minimum 'Low' State Input Pulse Width		100#		ns
	V_{PWM} rise and fall time > 10ns				ns

Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal.

Table 1 Performance Summary ($T_A = 25^\circ\text{C}$)

The EPC9006 development board is a 100 V maximum device voltage, 5 A maximum output current, half bridge with onboard gate drives, featuring the EPC2007 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2007 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9006 development board is 2" x 1.5" and contains not only two EPC2007 eGaN FET in a half bridge configuration using

National LM5113 gate driver, supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2007s eGaN FET please refer to the datasheet available from EPC at www.epc-co.com. The data-sheet should be read in conjunction with this quick start guide.

DESCRIPTION

www.epc-co.com

EPC

EFFICIENT POWER CONVERSION

Development Board EPC9006

100 V Half-Bridge with Gate Drive, Using EPC2007

EPC

EFFICIENT POWER CONVERSION

EPC Products are distributed exclusively through Digi-Key.

www.digikey.com

Contact us: www.epc-co.com

Renee Yawger
 WW Marketing
 Office: +1.908.475.5702
 Mobile: +1.908.619.9678
 renee.yawger@epc-co.com

Bhasy Nair
 Global FAE Support
 Office: +1.972.805.8585
 Mobile: +1.469.879.2424
 bhasy.nair@epc-co.com

Stephen Tsang
 Sales, Asia
 Mobile: +852.9408.8351
 stephen.tsang@epc-co.com

Peter Cheng
 FAE Support, Asia
 Mobile: +886.938.009.706
 peter.cheng@epc-co.com

Quick Start Procedure

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:



1. With power off, connect the input power supply bus to +VIN (J5,J6) and ground / return to -VIN (J7,J8).
2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

THERMAL CONSIDERATIONS

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

NOTE. The EPC9006 development board does not have any current or thermal protection on board.



SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V_{DD}	Gate Drive Input Supply Range		7	12	V
V_{IN}	Bus Input Voltage Range		70*	100	V
V_{OUT}	Switch Node Output Voltage				V
I_{OUT}	Switch Node Output Current		5*		A
V_{PWM}	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		0	1.5	V
	Minimum 'High' State Input Pulse Width		30		ns
	V_{PWM} rise and fall time < 10ns				ns
	Minimum 'Low' State Input Pulse Width		100#		ns
	V_{PWM} rise and fall time > 10ns				ns

Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal.

Table 1 Performance Summary ($T_A = 25^\circ\text{C}$)

The EPC9006 development board is a 100 V maximum device voltage, 5 A maximum output current, half bridge with onboard gate drives, featuring the EPC2007 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2007 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9006 development board is 2" x 1.5" and contains not only two EPC2007 eGaN FET in a half bridge configuration using

National LM5113 gate driver, supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2007s eGaN FET please refer to the datasheet available from EPC at www.epc-co.com. The data-sheet should be read in conjunction with this quick start guide.

DESCRIPTION

www.epc-co.com

EPC

EFFICIENT POWER CONVERSION

Development Board EPC9006

Quick Start Guide

100 V Half-Bridge with Gate Drive, Using EPC2007

EPC

EFFICIENT POWER CONVERSION

EPC Products are distributed exclusively through Digi-Key.

www.digikey.com

Contact us:

www.epc-co.com

Renee Yawger
WW Marketing
Office: +1.908.475.5702
Mobile: +1.908.619.9678
renee.yawger@epc-co.com

Bhasy Nair
Global FAE Support
Office: +1.972.805.8585
Mobile: +1.469.879.2424
bhasy.nair@epc-co.com

Stephen Tsang
Sales, Asia
Mobile: +852.9408.8351
stephen.tsang@epc-co.com

Peter Cheng
FAE Support, Asia
Mobile: +886.938.009.706
peter.cheng@epc-co.com

Quick Start Procedure

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:



1. With power off, connect the input power supply bus to +VIN (J5,J6) and ground / return to -VIN (J7,J8).
2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

THERMAL CONSIDERATIONS

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

NOTE. The EPC9006 development board does not have any current or thermal protection on board.



SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V_{DD}	Gate Drive Input Supply Range		7	12	V
V_{IN}	Bus Input Voltage Range		70*	100	V
V_{OUT}	Switch Node Output Voltage				V
I_{OUT}	Switch Node Output Current		5*		A
V_{PWM}	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		0	1.5	V
	Minimum 'High' State Input Pulse Width		30		ns
	Minimum 'Low' State Input Pulse Width		100#		ns
	V_{PWM} rise and fall time < 10ns				
	V_{PWM} rise and fall time > 10ns				

Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal.

Table 1 Performance Summary ($T_A = 25^\circ\text{C}$)

The EPC9006 development board is a 100 V maximum device voltage, 5 A maximum output current, half bridge with onboard gate drives, featuring the EPC2007 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2007 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9006 development board is 2" x 1.5" and contains not only two EPC2007 eGaN FET in a half bridge configuration using National LM5113 gate driver, supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2007s eGaN FET please refer to the datasheet available from EPC at www.epc-co.com. The data-sheet should be read in conjunction with this quick start guide.

DESCRIPTION www.epc-co.com

EPC

Development Board EPC9006

Quick Start Guide

100 V Half-Bridge with Gate Drive, Using EPC2007

EPC

Development Board / Demonstration Board Notification

EPC reserves the right at any time, without notice, to change said circuitry and specifications. No Licenses are implied or granted under any patent right or other intellectual property whatsoever. EPC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or other intellectual property rights of any kind. Notwithstanding to the extent permitted by applicable law, EPC makes no guarantee that the purchased board is 100% RoHS compliant. As board builds are at times subject to product availability, it is possible that boards may contain components or assembly materials that are not RoHS compliant. Efficient Power Conversion Corporation (EPC) makes no guarantee that the purchased board is 100% RoHS compliant. The EPC9006 board is intended for product evaluation purposes only and is not intended for commercial use. As an evaluation tool, it is not designed for compliance with the European Union directive on electromagnetic compatibility or any other such directives or regulations.

Contact us: www.epc-co.com

Renee Yawger
 WW Marketing
 Office: +1.908.475.5702
 Mobile: +1.908.619.9678
 renee.yawger@epc-co.com

Bhasy Nair
 Global FAE Support
 Office: +1.972.805.8585
 Mobile: +1.469.879.2424
 bhasy.nair@epc-co.com

Stephen Tsang
 Sales, Asia
 Mobile: +852.9408.8351
 stephen.tsang@epc-co.com

Peter Cheng
 FAE Support, Asia
 Mobile: +886.938.009.706
 peter.cheng@epc-co.com

EPC Products are distributed exclusively through Digi-Key.
www.digikey.com

Quick Start Procedure

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:



- With power off, connect the input power supply bus to +VIN (J5,J6) and ground / return to -VIN (J7,J8).
- With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
- With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
- With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
- Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
- Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
- Turn on the controller / PWM input source and probe switching node to see switching operation.
- Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
- For shutdown, please follow steps in reverse.

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

THERMAL CONSIDERATIONS

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

NOTE. The EPC9006 development board does not have any current or thermal protection on board.



SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V_{DD}	Gate Drive Input Supply Range		7	12	V
V_{IN}	Bus Input Voltage Range		70*	100	V
V_{OUT}	Switch Node Output Voltage				V
I_{OUT}	Switch Node Output Current		5*		A
V_{PWM}	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		0	1.5	V
	Minimum 'High' State Input Pulse Width		30		ns
	V_{PWM} rise and fall time < 10ns				ns
	Minimum 'Low' State Input Pulse Width		100#		ns
	V_{PWM} rise and fall time > 10ns				ns

Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal.

Table 1 Performance Summary ($T_A = 25^\circ\text{C}$)

The EPC9006 development board is a 100 V maximum device voltage, 5 A maximum output current, half bridge with onboard gate drives, featuring the EPC2007 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2007 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9006 development board is 2" x 1.5" and contains not only two EPC2007 eGaN FET in a half bridge configuration using

National LM5113 gate driver, supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1. For more information on the EPC2007s eGaN FET please refer to the datasheet available from EPC at www.epc-co.com. The data-sheet should be read in conjunction with this quick start guide.

DESCRIPTION

www.epc-co.com

EPC

EFFICIENT POWER CONVERSION

Development Board EPC9006

Quick Start Guide

100 V Half-Bridge with Gate Drive, Using EPC2007

EPC

EFFICIENT POWER CONVERSION

EPC Products are distributed exclusively through Digi-Key.

www.digikey.com

Contact us:

www.epc-co.com

Renee Yawger
WW Marketing
Office: +1.908.475.5702
Mobile: +1.908.619.9678
rene.yawger@epc-co.com

Bhasy Nair
Global FAE Support
Office: +1.972.805.8585
Mobile: +1.469.879.2424
bhasy.nair@epc-co.com

Stephen Tsang
Sales, Asia
Mobile: +852.9408.8351
stephen.tsang@epc-co.com

Peter Cheng
FAE Support, Asia
Mobile: +886.938.009.706
peter.cheng@epc-co.com

Quick Start Procedure

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:



1. With power off, connect the input power supply bus to +VIN (J5,J6) and ground / return to -VIN (J7,J8).
2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to -VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

THERMAL CONSIDERATIONS

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

NOTE. The EPC9006 development board does not have any current or thermal protection on board.




16	1	U1	I.C., Logic	Fairchild, NC7SZ00L6X
17	1	U2	I.C., Gate driver	Texas Instruments, LM5113
18	1	U3	I.C., Regulator	Microchip, MCP1703T-5002E/MC
19	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
20	0	R13, R14	Optional Resistor	
21	0	C15, C19	Optional Capacitor	
22	0	D5, D6	Optional Diode	
23	0	P1, P2	Optional Potentiometer	

Note 1: 36 pin Header to be cut as follows:

J1: cut 2 pins used

J2 & J9: cut 4 pins used

TP3: cut 1 pin used




16	1	U1	I.C., Logic	Fairchild, NC7SZ00L6X
17	1	U2	I.C., Gate driver	Texas Instruments, LM5113
18	1	U3	I.C., Regulator	Microchip, MCP1703T-5002E/MC
19	1	U4	I.C., Logic	Fairchild, NC7SZ08L6X
20	0	R13, R14	Optional Resistor	
21	0	C15, C19	Optional Capacitor	
22	0	D5, D6	Optional Diode	
23	0	P1, P2	Optional Potentiometer	

Note 1: 36 pin Header to be cut as follows:

J1: cut 2 pins used

J2 & J9: cut 4 pins used

TP3: cut 1 pin used



SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V_{DD}	Gate Drive Input Supply Range		7	12	V
V_{IN}	Bus Input Voltage Range		70*	100	V
V_{OUT}	Switch Node Output Voltage				V
I_{OUT}	Switch Node Output Current		5*		A
V_{PWM}	PWM Logic Input Voltage Threshold		3.5	6	V
	Input 'High'		0	1.5	V
	Minimum 'High' State Input Pulse Width		30		ns
	Minimum 'Low' State Input Pulse Width		100#		ns
	V_{PWM} rise and fall time < 10ns				
	V_{PWM} rise and fall time > 10ns				

Assumes inductive load, maximum current depends on die temperature – actual maximum current with be subject to switching frequency, bus voltage and thermal.

Table 1 Performance Summary (T_a = 25°C)

The EPC9006 development board is a 100 V maximum device voltage, 5 A maximum output current, half bridge with onboard gate drives, featuring the EPC2007 enhancement mode (eGaN®) field effect transistor (FET). The purpose of this development board is to simplify the evaluation process of the EPC2007 eGaN FET by including all the critical components on a single board that can be easily connected into any existing converter.

The EPC9006 development board is 2" x 1.5" and contains not only two EPC2007 eGaN FET in a half bridge configuration using

National LM5113 gate driver, supply and bypass capacitors. The board contains all critical components and layout for optimal switching performance. There are also various probe points to facilitate simple waveform measurement and efficiency calculation. A complete block diagram of the circuit is given in Figure 1.

For more information on the EPC2007s eGaN FET please refer to the datasheet available from EPC at www.epc-co.com. The data-sheet should be read in conjunction with this quick start guide.

DESCRIPTION

www.epc-co.com

EPC

EFFICIENT POWER CONVERSION

Development Board EPC9006

100 V Half-Bridge with Gate Drive, Using EPC2007

EPC

EFFICIENT POWER CONVERSION

EPC Products are distributed exclusively through Digi-Key.

www.digikey.com

Contact us: www.epc-co.com

Renee Yawger
 WW Marketing
 Office: +1.908.475.5702
 Mobile: +1.908.619.9678
 renee.yawger@epc-co.com

Bhasy Nair
 Global FAE Support
 Office: +1.972.805.8585
 Mobile: +1.469.879.2424
 bhasy.nair@epc-co.com

Stephen Tsang
 Sales, Asia
 Mobile: +852.9408.8351
 stephen.tsang@epc-co.com

Peter Cheng
 FAE Support, Asia
 Mobile: +886.938.009.706
 peter.cheng@epc-co.com

Quick Start Procedure

Development board EPC9006 is easy to set up to evaluate the performance of the EPC2007 eGaN FET. Refer to Figure 2 for proper connect and measurement setup and follow the procedure below:





1. With power off, connect the input power supply bus to +VIN (J5,J6) and ground / return to –VIN (J7,J8).
2. With power off, connect the switch node of the half bridge OUT (J3,J4) to your circuit as required.
3. With power off, connect the gate drive input to +VDD (J1, Pin-1) and ground return to –VDD (J1, Pin-2).
4. With power off, connect the input PWM control signal to PWM (J2, Pin-1) and ground return to any of the remaining J2 pins.
5. Turn on the gate drive supply – make sure the supply is between 7 V and 12 V range.
6. Turn on the bus voltage to the required value (do not exceed the absolute maximum voltage of 100 V on VOUT).
7. Turn on the controller / PWM input source and probe switching node to see switching operation.
8. Once operational, adjust the bus voltage and load PWM control within the operating range and observe the output switching behavior, efficiency and other parameters.
9. For shutdown, please follow steps in reverse.

NOTE. When measuring the high frequency content switch node (OUT), care must be taken to avoid long ground leads. Measure the switch node (OUT) by placing the oscilloscope probe tip through the large via on the switch node (designed for this purpose) and grounding the probe directly across the GND terminals provided. See Figure 3 for proper scope probe technique. Do not let the probe tip touch the low-side die.

THERMAL CONSIDERATIONS

The EPC9006 development board showcases the EPC2007 eGaN FET. Although the electrical performance surpasses that for traditional Si devices, their relatively smaller size does magnify the thermal management requirements. The EPC9006 is intended for bench evaluation with low ambient temperature and convection cooling. The addition of heat-sinking and forced air cooling can significantly increase the current rating of these devices, but care must be taken to not exceed the absolute maximum die temperature of 125°C.

NOTE. The EPC9006 development board does not have any current or thermal protection on board.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Management IC Development Tools](#) category:

Click to view products by [EPCOS](#) manufacturer:

Other Similar products are found below :

[EVAL6482H-DISC](#) [EVAL-AD5522EBUZ](#) [EVAL-ADM1060EBZ](#) [EVAL-ADM1073MEBZ](#) [EVAL-ADM1166TQEBZ](#) [EVAL-ADM1168LQEBZ](#) [EVAL-ADM1171EBZ](#) [EVAL-ADM1276EBZ](#) [EVB-EN5319QI](#) [EVB-EN5365QI](#) [EVB-EN6347QI](#) [EVB-EP5348UI](#) [MIC23158YML EV](#) [MIC23451-AAAYFL EV](#) [MIC5281YMME EV](#) [124352-HMC860LP3E](#) [ADM00513](#) [ADM8611-EVALZ](#) [ADM8612-EVALZ](#) [ADM8613-EVALZ](#) [ADM8615-EVALZ](#) [ADP1046ADC1-EVALZ](#) [ADP1055-EVALZ](#) [ADP122-3.3-EVALZ](#) [ADP130-0.8-EVALZ](#) [ADP130-1.2-EVALZ](#) [ADP130-1.5-EVALZ](#) [ADP130-1.8-EVALZ](#) [ADP160UJZ-REDYKIT](#) [ADP166UJ-EVALZ](#) [ADP1712-3.3-EVALZ](#) [ADP1714-3.3-EVALZ](#) [ADP1715-3.3-EVALZ](#) [ADP1716-2.5-EVALZ](#) [ADP1740-1.5-EVALZ](#) [ADP1752-1.5-EVALZ](#) [ADP1754-1.5-EVALZ](#) [ADP1828LC-EVALZ](#) [ADP1870-0.3-EVALZ](#) [ADP1871-0.6-EVALZ](#) [ADP1873-0.6-EVALZ](#) [ADP1874-0.3-EVALZ](#) [ADP1876-EVALZ](#) [ADP1879-1.0-EVALZ](#) [ADP1882-1.0-EVALZ](#) [ADP1883-0.6-EVALZ](#) [ADP197CB-EVALZ](#) [ADP199CB-EVALZ](#) [ADP2102-1.25-EVALZ](#) [ADP2102-1.2-EVALZ](#)