

Contents

1	Introduction	3
2	Absolute Maximum Ratings	5
3	Thermal Resistance	5
4	Typical Electrical Characteristics at 25 °C	5
5	Recommended Operation Conditions	6
6	Functional Block Diagram	7
7	Theory of Operation	8
7.1	Deep sleep & Wake up modes	8
7.2	Normal mode	9
7.3	Overvoltage mode	9
7.4	Primary mode	10
7.5	Shutdown mode	10
7.6	Maximum power point tracking	10
7.7	Balun for dual-cell supercapacitor	10
8	System Configuration	11
8.1	Battery and LDOs configuration	11
8.2	MPPT configuration	12
8.3	Primary battery configuration	12
8.4	Cold start configuration	12
8.5	No battery configuration	12
8.6	Storage element information	12
9	Typical Application Circuits	13
9.1	Example: Circuit 1	13
9.2	Example: Circuit 2	14
10	Performance Data	18
10.1	BOOST conversion efficiency 10 uH	18
10.2	BOOST conversion efficiency with 22 uH	19
10.3	Quiescent current	19
10.4	High-voltage LDO regulation	20
10.5	Low-voltage LDO regulation	20
10.6	High-voltage LDO efficiency	21
10.7	Low-voltage LDO efficiency	21
11	Schematic	22
12	Layout	23
13	Package Information	24
13.1	Plastic quad flatpack no-lead (QFN28 5mm x 5mm)	24
13.2	Board layout	24

List of Figures

3	1	Simplified schematic view	3
5	2	Pinout diagram QFN28	4
5	3	Functional block diagram	7
5	4	Simplified schematic view of the AEM10941	8
5	5	Diagram of the AEM10941 modes	8
5	6	Custom configuration resistors	11
5	7	Typical application circuit 1	13
6	8	Typical application circuit 2	14
6	9	Cold start with a capacitor connected to BATT	15
7	10	Cold start with a battery connected to BATT	15
7	11	Overvoltage mode	16
8	12	Shutdown mode (without primary battery)	16
8	13	Switch to primary battery if the battery is overdis- charged	17
8	14	Boost efficiency for I _{src} at 100 μA, 1 mA, 10 mA and 100 mA with L _{boost} = 10 mH	18
8	15	Boost efficiency for I _{src} at 100 μA, 1 mA, 10 mA and 100 mA with L _{boost} = 22 mH	19
8	16	Quiescent current with LDOs on and off	19
8	17	HVOUT at 3.3 V and 2.5 V	20
8	18	LVOUT at 1.2 V and 1.8 V	20
8	19	HVOUT efficiency at 1.8 V, 2.5 V and 3.3 V	21
8	20	Efficiency of BUCK cascaded with LVOUT at 1.2 V and 1.8 V	21
8	21	Schematic example	22
8	22	Layout example for the AEM10941 and its passive components	23
8	23	QFN28 5mm x 5mm	24
8	24	Board layout	24

List of Tables

1	Pins description	4
2	Absolute maximum ratings	5
3	Thermal data	5
4	Electrical characteristics	6
5	Recommended operating conditions	6
6	LDOs configurations	9
7	Usage of CFG[2:0]	11
8	Usage of SELMPP[1:0]	12
9	BOM example for AEM10941 and its required passive components	22




Figure 1: Simplified schematic view

1 Introduction

The AEM10941 is a full-featured energy efficient power management circuit able to charge a storage element (battery or supercapacitor, connected to **BATT**) from an energy source (connected to **SRC**) as well as to supply loads at different operating voltages through two powers supplying LDO regulators (**LVOUT** and **HVOUT**).

The heart of the AEM10941 is a cascade of two regulated switching converters, namely the boost converter and the buck converter with high-power conversion efficiency (See page 18). At first start-up, as soon as a required cold start voltage of 380 mV and a scant amount of power of just 3 μ W available from the harvested energy source, the AEM cold starts. After the cold start, the AEM can extract the power available from the source as long as the input voltage is comprised between 50 mV and 5 V. Note that the minimum voltage for the cold start may be set by adding resistors (see page 12).

Through three configuration pins (**CFG[2:0]**), the user can select a specific operating mode from a range of seven modes that cover most application requirements without any dedicated external component. These operating modes define the LDO output voltages and the protection levels of the storage element. Note that a custom mode allows the user to define his own storage element protection levels and the output voltage of the high-voltage LDO (See page 11).

The Maximum Power Point (MPP) ratio can be configured using two configuration pins (**SELMPP[1:0]**) (See page 12).

Two logic control pins are provided (**ENLV** and **ENHV**) to dynamically activate or deactivate the LDO regulators that supply the low and high-voltage load, respectively. The status pin **STATUS[0]** alerts the user that the LDOs are operational and can be enabled. This signal can also be used to enable an optional external regulator.

If the battery voltage gets depleted, the LDOs are power gated and the controller is no longer supplied by the storage element to protect it from further discharge. Around 600 ms before the shutdown of the AEM, the status pin **STATUS[1]** alerts the user for a clean shutdown of the system.

However, if the storage element gets depleted and an optional primary battery is connected on **PRIM**, the chip automatically uses it as a source to recharge the storage element before switching back to the ambient source. This guarantees continuous operation even under the most adverse conditions (See page 10). **STATUS[1]** is asserted when the primary battery is providing power.

The status of the MPP controller is reported with one dedicated status pin (**STATUS[2]**). The status pin is asserted when an MPP calculation is being performed.




Figure 2: Pinout diagram QFN28

NAME	PIN NUMBER	FUNCTION	
Power pins			
BOOST	1	Output of the boost converter.	
SWBUCK	2	Switching node of the buck converter.	
BUCK	3	Output of the buck converter.	
LVOUT	11	Output of the low voltage LDO regulator.	
HVOUT	14	Output of the high voltage LDO regulator.	
BAL	15	Connection to mid-point of a dual-cell supercapacitor (optional). Must be connected to GND if not used.	
BATT	16	Connection to the energy storage element, battery or capacitor. Cannot be left floating.	
PRIM	17	Connection to the primary battery (optional). Must be connected to GND if not used.	
SRC	25	Connection to the harvested energy source.	
BUFSRC	27	Connection to an external capacitor buffering the boost converter input.	
SWBOOST	28	Switching node of the boost converter.	
Configuration pins			
CFG[2]	4	Used for the configuration of the threshold voltages for the energy storage element and the output voltage of the LDOs.	See page 11
CFG[1]	5		
CFG[0]	6		
SELMPP[1]	7	Used for the configuration of the MPP ratio.	
SELMPP[0]	8		
FB_PRIM_D	9	Used for the configuration of the primary battery (optional). Must be connected to GND if not used.	
FB_PRIM_U	10		
FB_HV	13	Used for the configuration of the high-voltage LDO in the custom mode (optional). Must be left floating if not used.	
SET_OVCH	22	Used for the configuration of the threshold voltages for the energy storage element in the custom mode (optional). Must be left floating if not used.	
SET_CHRDY	23		
SET_OVDIS	24		
FB_COLD	26	Used for the configuration of the cold start (optional). Must be connected to SRC if not used.	
Control pins			
ENHV	12	Enabling pin for the high-voltage LDO.	See page 9
ENLV	18	Enabling pin for the low-voltage LDO.	
Status pins			
STATUS[2]	19	Logic output. Asserted when the AEM performs a MPP evaluation.	See pages 8-10
STATUS[1]	20	Logic output. Asserted if the battery voltage falls below <i>Vovdis</i> or if the AEM is taking energy from the primary battery.	
STATUS[0]	21	Logic output. Asserted when the LDOs can be enabled.	
Other pins			
GND	Exposed Pad	Ground connection, should be solidly tied to the PCB ground plane.	

Table 1: Pins description

2 Absolute Maximum Ratings

Parameter	Rating
V _{src}	5.5 V
Operating junction temperature	-40 °C to +125 °C
Storage temperature	-65 °C to +150 °C


Table 2: Absolute maximum ratings

3 Thermal Resistance

Package	θ_{JA}	θ_{JC}	Unit
QFN28	38.3	2.183	°C/W

Table 3: Thermal data

ESD CAUTION

	ESD (ELECTROSTATIC DISCHARGE) SENSITIVE DEVICE These devices have limited built-in ESD protection and damage may thus occur on devices subjected to high-energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.	
	V _{ESD}	Human-body model according to Jedec JS001-2017 ± 500 V Charge device model according to Jedec JS002-2014 ± 1.000 V

4 Typical Electrical Characteristics at 25 °C

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Input voltage and input power						
P _{src}	Source power required for cold start.	During cold start	3			μW
V _{src}	Input voltage of the energy source.	During cold start	0.38		5	V
		After cold start	0.05		5	
I _{src}	Input current of the energy source				110	mA
V _{cs}	Custom cold start voltage.	During the cold start (See page 12)	0.5		4	V
DC-DC converters						
V _{boost}	Output of the boost converter.	During normal operation	2.2		4.5	V
V _{buck}	Output of the buck converter.	During normal operation	2	2.2	2.5	
Storage element						
V _{batt}	Voltage on the storage element.	Rechargeable battery	2.2		4.5	V
		Capacitor	0		4.5	V
T _{crit}	Time before shutdown once STATUS[1] has been asserted.		400	600	800	ms
V _{prim}	Voltage on the primary battery.		0.6		5	V
I _{prim}	Current from the primary battery.			20		mA
V _{fb_prim_u}	Feedback for the minimal voltage level on the primary battery.		0.15		1.1	V
V _{ovch}	Maximum voltage accepted on the storage element before disabling the boost converter.	see Table 7	2.3		4.5	V
V _{chrdy}	Minimum voltage required on the storage element before enabling the LDOs after a cold start.	see Table 7	2.25		4.45	V
V _{ovdis}	Minimum voltage accepted on the storage element before switching to primary battery or entering into a shutdown.	see Table 7	2.2		4.4	V
Low-voltage LDO regulator						
V _{lv}	Output voltage of the low-voltage LDO.	see Table 7	1.2		1.8	V
I _{lv}	Load current from the low-voltage LDO.		0		20	mA



Symbol	Parameter	Conditions	Min	Typ	Max	Unit
High-voltage LDO regulator						
Vhv	Output voltage of the high-voltage LDO.	see Table 7	1.8		Vbatt - 0.3	V
Ihv	Load current from the high-voltage LDO.		0		80	mA
Logic output pins						
STATUS[2:0]	Logic output levels on the status pins.	Logic high (VOH)	1.98	Vbatt		V
		Logic low (VOL)	-0.1		0.1	V

Table 4: Electrical characteristics

5 Recommended Operation Conditions

Symbol	Parameter	Min	Typ	Max	Unit	
External components						
CSRC	Capacitor decoupling the BUFSRC pin.	8	10	150	μF	
CBOOST	Capacitor of the boost converter.	10	22	25	μF	
LBOOST	Inductor of the boost converter.	4	10	25	μH	
CBUCK	Capacitor of the buck converter.	8	10	22	μF	
LBUCK	Inductor of the buck converter.	4	10	25	μH	
CLV	Capacitor decoupling the low-voltage LDO regulator.	8	10	14	μF	
CHV	Capacitor decoupling the high-voltage LDO regulator.	8	10	14	μF	
CBATT	Optional - Capacitor on BATT if no storage element is connected (See page 12).	150			μF	
RT	Optional - Resistor for setting threshold voltage of the battery in custom mode. Equal to R1 + R2 + R3 + R4 (See page 11).	1	10	100	MΩ	
RV	Optional - Resistor for setting the output voltage of the high-voltage LDO in custom mode. Equal to R5 + R6 (See page 11)	1	10	40	MΩ	
RC	Optional - Resistor for the cold start configuration. Equal to R9 + R10 (See page 12).	0.1		10	MΩ	
RP	Optional - Resistor to be used with a primary battery. Equal to R7 + R8 (See page 12).	100		500	kΩ	
Logic input pins						
ENHV	Enabling pin for the high-voltage LDO ¹ .	Logic high (VOH)	1.75	Vbuck	Vbuck	V
		Logic low (VOL)	-0.01	0	0.01	
ENLV	Enabling pin for the low-voltage LDO ² .	Logic high (VOH)	1.75	Vbuck	Vboost	V
		Logic low (VOL)	-0.01	0	0.01	
SELMPP[1:0]	Configuration pins for the MPP evaluation (see Table 8).	Logic high (VOH)	Connect to BUCK			
		Logic low (VOL)	Connect to GND			
CFG[2:0]	Configuration pins for the storage element (see Table 7).	Logic high (VOH)	Connect to BUCK			
		Logic low (VOL)	Connect to GND			

Table 5: Recommended operating conditions

Note 1: **ENHV** can be dynamically driven by a logic signal from the LV domain. For a static usage, connect to **BUCK** (High) or **GND** (Low).

Note 2: **ENLV** can be dynamically driven by a logic signal from the HV domain. For a static usage, connect to **BUCK** or **BOOST** (High) or **GND** (Low).

6 Functional Block Diagram




Figure 3: Functional block diagram




Figure 4: Simplified schematic view of the AEM10941

7 Theory of Operation

7.1 Deep sleep & Wake up modes

The **DEEP SLEEP MODE** is a state where all nodes are deeply discharged and there is no available energy to be harvested. As soon as the required cold start voltage of 380 mV and a sparse amount of power of just 3 μ W becomes available on **SRC**, the **WAKE UP MODE** is activated. V_{boost} and V_{buck} rise up to a voltage of 2.2 V. V_{boost} then rises alone up to V_{ovch} . Note that the required cold start voltage can be configured as explained in the **Cold start configuration** section on Page 12. At that stage, both LDOs are internally deactivated. Therefore, **STATUS[0]** is equal to 0 as shown in Figure 9 and Figure 10.

When V_{boost} reaches V_{ovch} , two scenarios are possible: in the first scenario, a supercapacitor or a capacitor having a voltage lower than V_{chrdy} is connected to the **BATT** node. In the second scenario, a charged battery is connected to the **BATT** node.

Supercapacitor as a storage element

If the storage element is a supercapacitor, the storage element may need to be charged from 0 V. The boost converter charges **BATT** from the input source and by modulating the conductance of M2. During the charge of the **BATT** node, both LDOs are deactivated and **STATUS[0]** is de-asserted. When V_{batt} reaches V_{chrdy} , the circuit goes to **NORMAL MODE**, **STATUS[0]** is asserted and the LDOs can be activated by the user using the **ENLV** and **ENHV** control pins as shown in Figure 9.

Battery as a storage element

If the storage element is a battery, but its voltage is lower than V_{chrdy} , then the storage element first needs to be charged until it reaches V_{chrdy} . Once V_{batt} exceeds V_{chrdy} , or if the battery was initially charged above V_{chrdy} , the circuit goes to **NORMAL MODE**. **STATUS[0]** is asserted and the LDOs can be activated by the user thanks to **ENLV** and **ENHV** as shown in Figure 10.




Figure 5: Diagram of the AEM10941 modes

7.2 Normal mode

Once the AEM goes to **NORMAL MODE**, three scenarios are possible:

- There is enough power provided by the source to maintain V_{batt} above V_{ovdis} but V_{batt} is below V_{ovch} . In that case, the circuit remains in **NORMAL MODE**.
- The source provides more power than the load consumes, and V_{batt} increases above V_{ovch} , the circuit goes to the **OVERVOLTAGE MODE**, as explained in the **Overvoltage mode** section.
- Due to a lack of power from the source, V_{batt} falls below V_{ovdis} . In this case, either the circuit goes into the **SHUTDOWN MODE** as explained in **Shutdown mode** section or, if a charged primary battery is connected on **PRIM**, the circuit shifts to **PRIMARY MODE** as described in the **Primary mode** section.

Boost

The boost (or step-up) converter raises the voltage available at **BUFSRC** to a level suitable for charging the storage element, in the range of 2.2 V to 4.5 V, according to the system configuration. This voltage (V_{boost}) is available at the **BOOST** pin. The switching transistors of the boost converter are M3 and M4, with the switching node available externally at **SW-BOOST**. The reactive power components of this converter are the external inductor and capacitor **LBOOST** and **CBOOST**. Periodically, the MPP control circuit disconnects the source from the **BUFSRC** pin with the transistor M1 in order to measure the open-circuit voltage of the harvester on **SRC** and define the optimal level of voltage. **BUFSRC** is decoupled by the capacitor **CSRC**, which smooths the voltage against the current pulses induced by the boost converter.

The storage element is connected to the **BATT** pin, at a voltage V_{batt} . This node is linked to **BOOST** through the transistor M2. In **NORMAL MODE**, this transistor effectively shorts the battery to the **BOOST** node ($V_{batt} = V_{boost}$). When energy harvesting is occurring, the boost converter delivers a current that is shared between the battery and the loads. M2 is opened to disconnect the storage element when V_{batt} reaches V_{ovdis} . However, in such a scenario, the AEM10941 offers the possibility of connecting a primary battery to recharge V_{batt} up to the V_{chrdy} . The transistor M9 connects **PRIM** to **BUFSRC** and the transistor M1 is opened to disconnect the **SRC** input pin as explained in the **Primary mode** section and shown in Figure 13.

Buck

The buck (or step-down) converter lowers the voltage from V_{boost} to a constant V_{buck} value of 2.2 V. This voltage is available at the **BUCK** pin. The switching transistors of the buck converter are M5 and M6, with the switching node available externally at **SWBUCK**. The reactive power components of the buck converter are the external inductor **LBUCK** and the capacitor **CBUCK**.

LDO outputs

Two LDOs are available to supply loads at different operating voltages.

Through M7, V_{boost} supplies the high-voltage LDO that powers its load through **HVOUT**. This regulator delivers a clean voltage (V_{hv}) with a maximum current of 80 mA on **HVOUT**. In the built-in configuration modes, an output voltage of 1.8 V, 2.5 V or 3.3 V can be selected. In the custom configuration mode, it is adjustable between 2.2 V and $V_{batt}-0.3$ V. The high-voltage output can be dynamically enabled or disabled with the logic control pin **ENHV**. The output is decoupled by the external capacitor **CHV**.

Through M8, V_{buck} supplies the low-voltage LDO that powers its load through **LVOUT**. This regulator delivers a clean voltage (V_{lv}) of 1.8 V or 1.2 V with a maximum current of 20 mA on **LVOUT**. The low-voltage output can be dynamically enabled or disabled with the logic control pin **ENLV**. The output is decoupled by the external capacitor **CLV**.

Status pin **STATUS[0]** alerts the user when the LDOs can be enabled as explained in the **Deep sleep & Wake up modes** section and in the **Shutdown mode** section. The table below shows the four possible configurations:

ENLV	ENHV	LV output	HV output
1	1	Enabled	Enabled
1	0	Enabled	Disabled
0	1	Disabled	Enabled
0	0	Disabled	Disabled

Table 6: LDOs configurations

7.3 Overvoltage mode

When V_{batt} reaches V_{ovch} , the charge is complete and the internal logic maintains V_{batt} around V_{ovch} with a hysteresis of a few mV as shown in Figure 11 to prevent damage to the storage element and to the internal circuitry. In this configuration, the boost converter is periodically activated to maintain V_{batt} and the LDOs are still available. Moreover, when the boost converter is not activated, the transistor M1 in Figure 4 is opened to prevent current from the source to the storage element when V_{src} is higher than V_{ovch} .

7.4 Primary mode

When V_{batt} drops below V_{ovdis} , the circuit compares the voltage on $PRIM$ with the voltage on FB_PRIM_U to determine whether a charged primary battery is connected on $PRIM$. The voltage on FB_PRIM_U is set thanks to two optional resistances as explained in the [Primary battery configuration](#) section. If the voltage on $PRIM$ divided by 4 is higher than the voltage on FB_PRIM_U , the circuit considers the primary battery as available and the circuit enters **PRIMARY MODE** as shown in Figure 13.

In that mode, transistor M1 is opened and the primary battery is connected to $BUFSRC$ through transistor M9 in order to become the source of energy for the AEM10941. The chip remains in this mode until V_{batt} reaches V_{chrdy} . When V_{batt} reaches V_{chrdy} , the circuit goes to **NORMAL MODE**. As long as the chip is in **PRIMARY MODE**, $STATUS[1]$ is asserted.

If no primary battery is used in the application, $PRIM$, FB_PRIM_U and FB_PRIM_D must be tied to GND.

In case of the primary mode, it is recommended to use a $CSRC$ capacitor of 150 μF .

7.5 Shutdown mode

When V_{batt} drops below V_{ovdis} and no power is available from a primary battery, the circuit shifts to **SHUTDOWN MODE** as shown in Figure 12 to prevent deep discharge potentially leading to damage to the storage element and instability of the LDOs. The circuit asserts $STATUS[1]$ in order to warn the system that a shutdown will occur. Both LDO regulators remain enabled. If no primary battery is used, this allows the load, whether it is powered on $LVOUT$ or $HVOUT$, to be interrupted by the low-to-high transition of $STATUS[1]$, and to take all appropriate actions before power shutdown.

If energy at the input source is available and V_{batt} recovers to V_{chrdy} within T_{crit} (~ 600 ms), the AEM returns in **NORMAL MODE**. But if, after T_{crit} , V_{batt} does not reach V_{chrdy} , the circuit goes to **DEEP SLEEP MODE**. The LDOs are deactivated and $BATT$ is disconnected from $BOOST$ to avoid damaging the battery due to the overdischarge. From there, the AEM will have to go through the wake-up procedure described in the [Deep sleep & Wake up modes](#) section.

7.6 Maximum power point tracking

During **NORMAL MODE**, **SHUTDOWN MODE** and a part of **WAKE UP MODE**, the boost converter is regulated thanks to an internal MPPT (Maximum Power Point Tracking) module. V_{mpp} is the voltage level of the MPP and depends on the input power available at the source. The MPPT module evaluates V_{mpp} as a given fraction of V_{oc} , the open-circuit voltage of the source. By temporarily disconnecting the source from $CSRC$ as shown in Figure 4 for 82 ms, the MPPT module estimates and maintains knowledge of V_{mpp} . This sampling occurs approximately every 5 s.

With the exception of this sampling process, the voltage across the source, V_{src} , is continuously compared to V_{mpp} . When V_{src} exceeds V_{mpp} by a small hysteresis, the boost converter is switched on, extracting electrical charges from the source and lowering its voltage. When V_{src} falls below V_{mpp} by a small hysteresis, the boost converter is switched off, allowing the harvester to accumulate new electrical charges into $CSRC$, which restores its voltage. In this manner, the boost converter regulates its input voltage so that the electrical current (or flow of electrical charges) that enters the boost converter yields the best power transfer from the harvester under any ambient conditions. The AEM10941 supports any V_{mpp} level in the range from 0.05 V to 5 V. It offers a choice of four values for the V_{mpp}/V_{oc} fraction through configuration pins $SELMPP[1:0]$ as shown in Table 8. The status of the MPPT controller is reported through one dedicated status pin ($STATUS[2]$). The status pin is asserted when an MPP calculation is being performed.

7.7 Balun for dual-cell supercapacitor

The balun circuit allows users to balance the internal voltage in a dual-cell supercapacitor in order to avoid damaging the super-capacitor because of excessive voltage on one cell. If BAL is connected to GND, the balun circuit is disabled. This configuration must be used if a battery, a capacitor or a single-cell supercapacitor is connected on $BATT$. If BAL is connected to the node between the cells of a supercapacitor, the balun circuit compensates for any mismatch of the two cells that could lead to overcharge of one of both cells. The balun circuit ensures that BAL remains close to $V_{batt}/2$. This configuration must be used if a dual-cell supercapacitor is connected on $BATT$.

8 System Configuration

Configuration pins			Storage element threshold voltages			LDOs output voltages		Typical use
CFG[2]	CFG[1]	CFG[0]	Vovch	Vchrdy	Vovdis	Vhv	Vlv	
1	1	1	4.12 V	3.67 V	3.60 V	3.3 V	1.8 V	Li-ion battery
1	1	0	4.12 V	4.04 V	3.60 V	3.3 V	1.8 V	Solid state battery
1	0	1	4.12 V	3.67 V	3.01 V	2.5 V	1.8 V	Li-ion/NiMH battery
1	0	0	2.70 V	2.30 V	2.20 V	1.8 V	1.2 V	Single-cell supercapacitor
0	1	1	4.50 V	3.67 V	2.80 V	2.5 V	1.8 V	Dual-cell supercapacitor
0	1	0	4.50 V	3.92 V	3.60 V	3.3 V	1.8 V	Dual-cell supercapacitor
0	0	1	3.63 V	3.10 V	2.80 V	2.5 V	1.8 V	LiFePO4 battery
0	0	0	Custom mode - Programmable through R1 to R6				1.8 V	

Table 7: Usage of CFG[2:0]

8.1 Battery and LDOs configuration

Through three configuration pins (CFG[2:0]), the user can set a particular operating mode from a range that covers most application requirements, without any dedicated external component as shown in Table 7. The three threshold levels are defined as:

- **Vovch**: Maximum voltage accepted on the storage element before disabling the boost converter;
- **Vchrdy**: Minimum voltage required on the storage element after a cold start before enabling the LDOs;
- **Vovdis**: Minimum voltage accepted on the storage element before considering the storage element as depleted.

See the [Theory of Operation](#) section for more information about the purposes of these thresholds.

The two LDOs output voltages are called **Vhv** and **Vlv** for the high and low-output voltages, respectively. In the built-in configuration mode, seven combinations of these voltage levels are hardwired and selectable through the CFG[2:0] configuration pins, covering most application cases. When a predefined configuration is selected, the resistor pins dedicated to a custom configuration should be left floating (SET_OVDIS, SET_CHRDY, SET_OVCH, FB_HV).

A custom mode allows the user to define the **Vovch**, **Vchrdy**, **Vovdis** and **Vhv** threshold voltages.

Custom mode

When CFG[2:0] are tied to GND, the custom mode is selected and all six configuration resistors shown in Figure 6 must be wired as follows:

Vovch, **Vchrdy** and **Vovdis** are defined thanks to R1, R2, R3 and R4. If we define the total resistor (R1 + R2 + R3 + R4) as **RT**, R1, R2, R3 and R4 are calculated as:

- $1 \text{ M}\Omega \leq RT \leq 100 \text{ M}\Omega$
- $R1 = RT(1 \text{ V}/Vovch)$

- $R2 = RT(1 \text{ V}/Vchrdy - 1 \text{ V}/Vovch)$

- $R3 = RT(1 \text{ V}/Vovdis - 1 \text{ V}/Vchrdy)$

- $R4 = RT(1 - 1 \text{ V}/Vovdis)$

Vhv is defined thanks to R5 and R6. If we define the total resistor (R5 + R6) as **RV**, R5 and R6 are calculated as:

- $1 \text{ M}\Omega \leq RV \leq 40 \text{ M}\Omega$

- $R5 = RV(1 \text{ V}/Vhv)$

- $R6 = RV(1 - 1 \text{ V}/Vhv)$

The resistors should have high values to make the additional power consumption negligible. Moreover, the following constraints must be adhered to ensure the functionality of the chip:

- $Vchrdy + 0.05 \text{ V} \leq Vovch \leq 4.5 \text{ V}$
- $Vovdis + 0.05 \text{ V} \leq Vchrdy \leq Vovch - 0.05 \text{ V}$
- $2.2 \text{ V} \leq Vovdis$
- $Vhv \leq Vovdis - 0.3 \text{ V}$




Figure 6: Custom configuration resistors

8.2 MPPT configuration

Two dedicated configuration pins, **SELMPP[1:0]**, allow selecting the MPP tracking ratio based on the characteristic of the input power source.

SELMPP[1]	SELMPP[0]	V_{mpp}/V_{oc}
0	0	70%
0	1	75%
1	0	85%
1	1	90%

Table 8: Usage of **SELMPP[1:0]**

8.3 Primary battery configuration

To use the primary battery, it is mandatory to determine **V_{prim_min}**, the voltage of the primary battery at which it has to be considered as empty. During the evaluation of **V_{prim_min}**, the circuit connects **FB_PRIM_D** to GND. The circuit uses a resistive divider between **BUCK** and **FB_PRIM_D** to define the voltage on **FB_PRIM_U** as **V_{prim_min}** divided by 4. When **V_{prim_min}** is not evaluated, **FB_PRIM_D** is left floating to avoid quiescent current on the resistive divider. If we define the total resistor (**R7** + **R8**) as **R_P**, **R7** and **R8** are calculated as:

- $100\text{ k}\Omega \leq R_P \leq 500\text{ k}\Omega$
- $R7 = \left(\frac{V_{prim_min}}{4} * R_P\right) / 2.2\text{ V}$
- $R8 = R_P - R7$

Note that **FB_PRIM_U** and **FB_PRIM_D** must be tied to GND if no primary battery is used.

8.4 Cold start configuration

The minimum cold start voltage can be set above the 380 mV thanks to the **FB_COLD** pin. Use a resistive divider between **SRC** and GND to set the **FB_COLD** pin at the required cold start voltage. If we define the total resistor (**R9** + **R10**) as **R_C** and the new cold start voltage as **V_{cs}**, **R9** and **R10** are calculated as:

- $100\text{ k}\Omega \leq R_C \leq 10\text{ M}\Omega$
- $R9 = \frac{0.38\text{ V}}{V_{cs}} * R_C$
- $R10 = R_C - R9$

8.5 No battery configuration

If the harvested energy source is permanently available and covers the application purposes or if the application does not need to store energy when the harvested energy source is not available, the storage element may be replaced by an external capacitor **CBATT** of at least 150 μF .

8.6 Storage element information

The energy storage element of the AEM10941 can be a rechargeable battery, a supercapacitor or a large capacitor (at least 150 μF). It should be chosen so that its voltage does not fall below **V_{ovdis}** even during occasional peaks of the load current. If the internal resistance of the storage element cannot sustain this voltage limit, it is advisable to buffer the battery with a capacitor.

The **BATT** pin that connects the storage element must never be left floating. If the application expects a disconnection of the battery (e.g. because of a user removable connector), the PCB should include a capacitor of at least 150 μF . The leakage current of the storage element should be small as leakage currents directly impact the quiescent current of the subsystem.

External inductors information

The AEM10941 operates with two standard miniature inductors of 10 μH . **LBOOST** and **LBUCK** must respectively sustain a peak current of at least 250 mA and 50 mA and a switching frequency of at least 10 MHz. Low equivalent series resistance (ESR) favors the power conversion efficiency of the boost and buck converters.

External capacitors information

The AEM10941 operates with four identical standard miniature ceramic capacitors of 10 μF and one miniature ceramic capacitor of 22 μF . The leakage current of the capacitors should be small as leakage currents directly impact the quiescent current of the subsystem.

CSRC

This capacitor acts as an energy buffer at the input of the boost converter. It prevents large voltage fluctuations when the boost converter is switching. The recommended value is 10 μF +/- 20%. If the primary mode is used, the minimum recommended value is 150 μF +/- 20%.

CBUCK

This capacitor acts as an energy buffer for the buck converter. It also reduces the voltage ripple induced by the current pulses inherent to the switched mode of the converter. The recommended value is 10 μF +/- 20%.

CBOOST

This capacitor acts as an energy buffer for the boost converter. It also reduces the voltage ripple induced by the current pulses inherent to the switched mode of the converter. The recommended value is 22 μF +/- 20%.

CHV and CLV

These capacitors ensure a high-efficiency load regulation of the high-voltage and low-voltage LDO regulators. Closed-loop stability requires the value to be in the range of 8 μF to 14 μF .

9 Typical Application Circuits

9.1 Example: Circuit 1




Figure 7: Typical application circuit 1

The energy source is a photovoltaic cell, and the storage element is a standard Li-ion battery. The radio communication makes use of a transceiver that operates from a 3.3 V supply. A microcontroller supplied by a 1.8 V supply controls the application.

This circuit uses a pre-defined operating mode, typical of systems that use standard components for radio and energy storage.

The operating mode pins are connected to:

- $CFG[2:0] = 111$

Referring to Table 7, in this mode, the threshold voltages are:

- $Vovch = 4.12\text{ V}$
- $Vchrdy = 3.67\text{ V}$
- $Vovdis = 3.60\text{ V}$

Moreover, the LDOs output voltages are:

- $Vhv = 3.3\text{ V}$
- $Vlv = 1.8\text{ V}$

A primary battery is also connected as a back-up solution. The minimal level allowed on this battery is set at 3.5 V. Following equations on page 12:

- $RP = 0.5\text{ M}\Omega$
- $R7 = \left(\frac{3.5\text{ V}}{4} * 0.5\text{ M}\Omega\right) / 2.2\text{ V} = 200\text{ k}\Omega$
- $R8 = 0.5\text{ M}\Omega - 200\text{ k}\Omega = 300\text{ k}\Omega$

The MPP configuration pins $SELMPP[1:0]$ are tied to GND (logic low), selecting an MPP ratio of 70%, suitable for the particular PV cell in use.

The $ENLV$ enable pin for the low-voltage LDO is tied to $BUCK$. The microcontroller will be enabled when $Vbatt$ and $Vboost$ exceed $Vchrdy$ as the low-voltage regulator supplies it.

The application software can enable or disable the radio transceiver with a GPIO connected to $ENHV$.

9.2 Example: Circuit 2




Figure 8: Typical application circuit 2

The energy source is a photovoltaic cell, and the storage element is a dual-cell supercapacitor. The supercapacitor can be completely depleted during the cold start.

Moreover, **BAL** is connected to the dual-cell supercapacitor to compensate for any mismatch between the two cells and in that way to protect the supercapacitor.

A microcontroller pilots and collects information from a sensor. The operating mode pins are connected to:

- **CFG[2:0]** = 000

The user wants a custom configuration with **Vovch**, **Vchrdy** and **Vovdis** at 4.5 V, 4.2 V and 3.5 V, respectively. The user chooses 54 MΩ for **RT**. Following the equation in page 11:

- $R1 = 54 \text{ M}\Omega \left(\frac{1 \text{ V}}{4.5 \text{ V}} \right) = 12 \text{ M}\Omega$
- $R2 = 54 \text{ M}\Omega \left(\frac{1 \text{ V}}{4.2 \text{ V}} - \frac{1 \text{ V}}{4.5 \text{ V}} \right) = 850 \text{ k}\Omega$
- $R3 = 54 \text{ M}\Omega \left(\frac{1 \text{ V}}{3.5 \text{ V}} - \frac{1 \text{ V}}{4.2 \text{ V}} \right) = 2.57 \text{ M}\Omega$
- $R4 = 54 \text{ M}\Omega \left(1 - \frac{1 \text{ V}}{3.5 \text{ V}} \right) = 38.6 \text{ M}\Omega$

In the custom mode, the **Vlv** equals 1.8 V and the application software can enable or disable the sensor with a GPIO connected to **ENLV**.

On **Vhv**, the user wants a 3.3 V voltage. As shown in page 11, the user chooses a resistor **RV** equal to 35 MΩ

- $R5 = 35 \text{ M}\Omega \left(\frac{1 \text{ V}}{3.3 \text{ V}} \right) = 10.6 \text{ M}\Omega$
- $R6 = 35 \text{ M}\Omega \left(1 - \frac{1 \text{ V}}{3.3 \text{ V}} \right) = 24.4 \text{ M}\Omega$

The **ENHV** enable pin for the high-voltage LDO is tied to **BUCK**. The microcontroller is enabled when **Vbatt** and **Vboost** exceed **Vchrdy** as the high-voltage regulator supplies it.

The MPP configuration pins **SELMPP[1:0]** are tied to **BUCK** (logic high), selecting an MPP ratio of 90%, suitable for the particular PV cell in use.

No primary battery is connected and the **PRIM**, **FB_PRIM_U** and **FB_PRIM_D** pins are tied to **GND**.

The cold start voltage is set at 700 mV instead of the 380 mV defined by default. The total resistor **RC** is set at 1 MΩ.

- $R9 = 1 \text{ M}\Omega \frac{0.4 \text{ V}}{0.7 \text{ V}} = 576 \text{ k}\Omega$
- $R10 = 424 \text{ k}\Omega$




Figure 9: Cold start with a capacitor connected to BATT




Figure 10: Cold start with a battery connected to BATT




Figure 11: Overtolerance mode




Figure 12: Shutdown mode (without primary battery)




Figure 13: Switch to primary battery if the battery is overdischarged

10 Performance Data

10.1 BOOST conversion efficiency 10 μ H







Figure 14: Boost efficiency for I_{src} at 100 μ A, 1 mA, 10 mA and 100 mA with $L_{boost} = 10 \mu$ H

10.2 BOOST conversion efficiency with 22 μH




Figure 15: Boost efficiency for I_{src} at 100 μA , 1 mA, 10 mA and 100 mA with $L_{boost} = 22 \mu\text{H}$

For application with low voltage source, it is more efficient to use a 22 μH for the **LBOOST**

10.3 Quiescent current




Figure 16: Quiescent current with LDOs on and off

10.4 High-voltage LDO regulation





Figure 17: HVOUT at 3.3 V and 2.5 V

10.5 Low-voltage LDO regulation





Figure 18: LVOUT at 1.2 V and 1.8 V

10.6 High-voltage LDO efficiency




Figure 19: HVOUT efficiency at 1.8 V, 2.5 V and 3.3 V

The theoretical efficiency of a LDO can be simply calculated as $\frac{V_{out}}{V_{in}}$ if quiescent current can be neglected with regards to the output current. In the case of the high-voltage LDO, the theoretical efficiency is equal to $\frac{V_{hv}}{V_{batt}}$.

10.7 Low-voltage LDO efficiency




Figure 20: Efficiency of BUCK cascaded with LVOUT at 1.2 V and 1.8 V

The theoretical efficiency of the low-voltage LDO is equal to $\frac{V_{lv}}{V_{buck}}$. Starting from the battery, the efficiency of the buck converter has to be taken into account (see Figure 4). The efficiency between V_{batt} and V_{lv} is therefore equal to $\eta_{buck} \frac{V_{lv}}{V_{buck}}$.

11 Schematic




Figure 21: Schematic example

Designator	Description	Quantity	Manufacturer	Part Number
CBOOST	Ceramic Cap 22 µF, 10 V, 20%, X5R 0603	1	Murata	GRM188R61A226ME15D
CBUCK	Ceramic Cap 10 µF, 10 V, 20%, X5R	1	TDK	C1608X5R1A106M080AC
CHV	Ceramic Cap 10 µF, 10 V, 20%, X5R	1	TDK	C1608X5R1A106M080AC
CLV	Ceramic Cap 10 µF, 10 V, 20%, X5R	1	TDK	C1608X5R1A106M080AC
CSRC	Ceramic Cap 10 µF, 10 V, 20%, X5R	1	TDK	C1608X5R1A106M080AC
LBOOST	Power Inductor 10 µH - 0,54 A - LPS4012	1	Coilcraft	LPS4012-103MR
	Power Inductor 10 µH - 0,8 A - 3015	1	Würth	744 040 321 00
LBUCK	Power Inductor 10 µH - 0,25 A	1	TDK	MLZ1608M100WT
U1	AEM10941 - Symbol QFN28	1		order at sales@e-peas.com or Where to buy

Table 9: BOM example for AEM10941 and its required passive components

12 Layout




Figure 22: Layout example for the AEM10941 and its passive components

Note: Schematic, symbol and footprint for the e-peas component can be ordered by contacting the e-peas support team: support@e-peas.com

13 Package Information

13.1 Plastic quad flatpack no-lead (QFN28 5mm x 5mm)




Figure 23: QFN28 5mm x 5mm

13.2 Board layout




Figure 24: Board layout

Revision History

Revision	Date	Description
1.0	July, 2018	Creation of the document.
1.3	June, 2019	<ul style="list-style-type: none"> - p21, 22 → Updated efficiencies measurements; - p5 → ESD specifications; - p3 → HVOOUT voltage on Figure 1 4.2V → 4.1V.
1.4	November, 2020	<ul style="list-style-type: none"> - p5 → Ading current from the Prim battery and the maximum current on SRC - p14 → Minor modification on figure 8 (SET_OVDIS switch with SET_OVCH) - p15 → Modification on figure 10 (Position of Vchrdy and Vovch) - p14 → Figure 8: BATT Pin (3.6V3.5V and 4.12V 4.5V) - p14 → Figure 8: Inversion between ENHV and ENLV - p6 → Suppression of STONBATT - p5 → Adding ESD qualification - All → Cold-start Coldstart → Cold start

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Management IC Development Tools](#) category:

Click to view products by [e-peas](#) manufacturer:

Other Similar products are found below :

[EVB-EP5348UI](#) [MIC23451-AAAYFL EV](#) [MIC5281YMME EV](#) [124352-HMC860LP3E](#) [DA9063-EVAL](#) [ADP122-3.3-EVALZ](#) [ADP130-0.8-EVALZ](#) [ADP130-1.8-EVALZ](#) [ADP1740-1.5-EVALZ](#) [ADP1870-0.3-EVALZ](#) [ADP1874-0.3-EVALZ](#) [ADP199CB-EVALZ](#) [ADP2102-1.25-EVALZ](#) [ADP2102-1.875EVALZ](#) [ADP2102-1.8-EVALZ](#) [ADP2102-2-EVALZ](#) [ADP2102-3-EVALZ](#) [ADP2102-4-EVALZ](#) [AS3606-DB](#) [BQ25010EVM](#) [BQ3055EVM](#) [ISLUSBI2CKIT1Z](#) [LM2734YEVAL](#) [LP38512TS-1.8EV](#) [EVAL-ADM1186-1MBZ](#) [EVAL-ADM1186-2MBZ](#) [ADP122UJZ-REDYKIT](#) [ADP166Z-REDYKIT](#) [ADP170-1.8-EVALZ](#) [ADP171-EVALZ](#) [ADP1853-EVALZ](#) [ADP1873-0.3-EVALZ](#) [ADP198CP-EVALZ](#) [ADP2102-1.0-EVALZ](#) [ADP2102-1-EVALZ](#) [ADP2107-1.8-EVALZ](#) [ADP5020CP-EVALZ](#) [CC-ACC-DBMX-51](#) [ATPL230A-EK](#) [MIC23250-S4YMT EV](#) [MIC26603YJL EV](#) [MIC33050-SYHL EV](#) [TPS60100EVM-131](#) [TPS65010EVM-230](#) [TPS71933-28EVM-213](#) [TPS72728YFFEVM-407](#) [TPS79318YEQEV](#) [ISL85033EVAL2Z](#) [UCC28810EVM-002](#) [XILINXPWR-083](#)