



SABRE9018C2M 32-bit Stereo Mobile Audio DAC

Datasheet

The **SABRE9018C2M SABRE**³² **Reference DAC** is a high-performance 32-bit, 2-channel audio D/A converter targeted for audiophile-grade portable applications such as mobile phones and digital music players, consumer applications such as Blu-ray players, audio pre-amplifiers and A/V receivers, as well as professional applications such as recording systems, mixer consoles and digital audio workstations.

Using the critically acclaimed ESS patented 32-bit HyperStream[™] DAC architecture and Time Domain Jitter Eliminator, the **SABRE9018C2M SABRE**³² **Reference DAC** delivers a DNR of up to 127dB and THD+N of −120dB, a performance level that will satisfy the most demanding audio enthusiasts.

The **SABRE9018C2M SABRE**³² **Reference DAC**'s 32-bit HyperStream[™] architecture can handle up to 32-bit 384kHz PCM data via I²S, DSD-11.2MHz data as well as mono mode for highest performance applications. Both synchronous and ASRC (asynchronous sample rate conversion) modes are supported.

The **SABRE9018C2M SABRE**³² **Reference DAC** comes in 25-Ball WLCSP package and typically consumes 52mW in normal operation mode (< 1mW in standby mode).

The **SABRE9018C2M SABRE**³² **Reference DAC** sets the standard for HD audio performance, **SABRE SOUND**[™], in an easy-to-use form factor for today's most demanding digital-audio applications.


FEATURE	DESCRIPTION
Patented 32-bit HyperStream™ DAC	 Industry's highest performance 32-bit mobile audio DAC with unprecedented dynamic range and ultra-low distortion Supports both synchronous and ASRC (asynchronous sample rate converter) modes
Patented Time Domain Jitter Eliminator	 Unmatched audio clarity free from input clock jitter
64-bit accumulator and 32-bit processing	 Distortion free signal processing
Integrated DSP Functions	 Click-free soft mute and volume control Programmable Zero detect De-emphasis for 32kHz, 44.1kHz, and 48kHz sampling
Customizable output configuration	 Mono or stereo output in current or voltage mode based on performance criterion
I ² C control	 Allows software control of DAC features
25-Ball (2.00mm x 2.15mm) CSP	 Minimizes PCB footprint
52mW typical operating power < 1mW standby power	Maximizes battery life
Versatile digital input	 Supports SPDIF, PCM (I²S, LJ 16-32-bit) or DSD input
Customizable filter characteristics	 User-programmable filter allowing custom roll-off response By-passable oversampling filter

APPLICATIONS


- Mobile phones / Tablets / Digital music players / Portable multimedia players
- Blu-ray / SACD / DVD-Audio player
- Audio preamplifier and A/V receiver
- Professional audio recording systems / Mixing consoles / Digital audio workstation



FUNCTIONAL BLOCK DIAGRAM




TYPICAL MOBILE APPLICATION DIAGRAM





CSP TOP VIEW



Top-Through View (Bumps Down)

Detailed Package Dimensions on page 38



CSP BOTTOM VIEW

A1 B5 В1 D₅ D1

Bottom View (Bumps Up)

Detailed Package Dimensions on page 38



PIN DESCRIPTIONS

Pin	Name	Pin Type	Reset State	Pin Description		
A1	RESETB	I	Tri-stated	Master Reset / Power Down (active low)		
A2	DGND	Ground	Ground	Digital Ground		
А3	ADDR		Tri-stated	I ² C Address Select		
A4	XI (MCLK)	Al	Floating	XTAL / MCLK Input		
A5	DACR	AO	Driven to ground	Differential Positive Analog Output Right		
B1	DATA_CLK	I/O	Tri-stated	Master mode off: Input for PCM Bit Clock or DSD Bit Clock or SPDIF Input 1. Master mode on: Output for PCM Bit Clock		
B2	SCL	I	Tri-stated	I ² C Serial Clock Input		
В3	SDA	I/O	Tri-stated	I ² C Serial Data Input / Output		
B4	XO	AO	Floating	XTAL Out		
B5	DACRB	AO	Driven to ground	Differential Negative Analog Output Right		
C1	DATA2	I	Tri-stated	DSD Data2 (R) or PCM Data CH1/CH2 or SPDIF Input 2		
C2	DATA1	I/O	Tri-stated	Master mode off: Input for DSD Data1 (L) or PCM Frame Clock or SPDIF Input 3. Master mode on: Output for PCM Frame Clock		
C3	AGND_L	Ground	Ground	Analog Ground for Left Channel		
C4	AGND_R	Ground	Ground	Analog Ground for Right Channel		
C5	DACL	AO	Driven to ground	Differential Positive Analog Output Left		
D1	GPIO1	I/O	Tri-stated	GPIO1		
D2	DVDD	Power	Power	Digital Core Voltage, nominally +1.2V, generated by a regulator from DVCC. An external DVDD needs to be supplied for high XI / MCLK frequency. Please refer to the section about DVDD supply on page 8.		
D3	VCCA	Power	Power	Analog +3.3V for OSC		
D4	AGND	Ground	Ground	Analog Ground		
D5	DACLB	AO	Driven to ground	Differential Negative Analog Output Left		
E1	GPIO2	I/O	Tri-stated	GPIO2		
E2	DGND	Ground	Ground	Digital Ground		
E3	DVCC	Power	Power	Digital +1.8V to +3.3V		
E4	AVCC_R	Power	Power	Analog AVCC for Right Channel		
E5	AVCC_L	Power	Power	Analog AVCC for Left Channel		



FUNCTIONAL DESCRIPTION

NOTATIONS for Sampling Rates

Mode	fs (target sample rate)	FSR (raw sample rate)
DSD	DATA_CLK / 64	DSD data rate
Serial (PCM) Normal Mode	Frame Clock Rate	Frame Clock Rate
Serial (PCM) OSF Bypass Mode	Frame Clock Rate / 8	Frame Clock Rate
SPDIF	SPDIF Sampling Rate	SPDIF Sampling Rate

PCM, SPDIF, and DSD Pin Connections

PCM Audio Format


Notes:

XI clock (MCLK) must be > 192 x FSR when using PCM input (normal mode), or 128 x FSR (synchronous MCLK) XI clock (MCLK) must be > 24 x FSR when using PCM input (OSF bypass mode)

Pin Name	Description				
DATA1	Frame clock				
DATA2	2-channel PCM serial data				
DATA_CLK	Bit clock for PCM audio format				

Master Mode (32-bit data only)

When Register #1 'input_select' is set to 2'd0 (I2S) and 'i2s_length' is set to 2'd2 (32-bit), the DAC can become a master for Bit Clock and Frame Clock by setting Register #9 'master clock enable' to 1'b1. The Bit Clock frequency can be configured to MCLK/4, MCLK/8 or MCLK/16 by setting Register #9 'clock divider select' to 2'b00, 2'b01 or 2'b10. GPIO 1 (or 2) can be configured to output MCLK by setting Register #8 gpio1_cfg (or gpio2_cfg) to 4'd3.





SPDIF Audio Format

Note:

XI clock (MCLK) must be > 386 x FSR when using SPDIF input.

Up to 3 SPDIF inputs can be connected to the 3-to-1 mux, selectable via register "spdif_sel". The SPDIF can also be sourced from GPIO pins configured as inputs.

Pin Name	Description
GPIO2	SPDIF input 5
GPIO1	SPDIF input 4
DATA1	SPDIF input 3
DATA2	SPDIF input 2
DATA_CLK	SPDIF input 1

DSD Audio Format

Note:

XI clock (MCLK) must be > 3 x FSR when using DSD input.

Pin Name	Description
DATA[1:2]	2-channel DSD data input
DATA_CLK	Bit clock for DSD data input

The SABRE9018C2M supports 32-Bit digital audio formats from voice-band frequencies, e.g. 8kHz, 16kHz and 32kHz, all the way up to the higher sampling rates of 44.1kHz to 384kHz.



FEATURE DESCRIPTION

Soft Mute

When Mute is asserted the output signal will ramp to the $-\infty$ level. When Mute is reset the attenuation level will ramp back up to the previous level set by the volume control register. Asserting Mute will not change the value of the volume control register. The ramp rate is 0.0078125 x fs / $2^{(\text{vol_rate-5})}$ dB/s.

Automute

During an automute condition the ramping of the volume of each DAC to $-\infty$ can now be programmatically enabled or disabled.

- In PCM serial mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute lev>, for a length of time defined by 2096896 / (<Register#4> x 64 x fs) Seconds.
- o In SPDIF mode, "AUTOMUTE" will become active once the audio data is continuously below the threshold set by <Register Automute_lev>, for a length of time defined by 2096896 / (<Register#4> x 64 x fs) Seconds.
- o In the DSD Mode, "AUTOMUTE" will become active when any 8 consecutive values in the DSD stream have as many 1's and 0's for a length of time defined by 2096896 / (<Register Automute_time> x DATA_CLK) Seconds. The following table summarizes the conditions.

Mode	Detection Condition	Time		
PCM	Data is continuously lower than	2096896 / (<register automute_time=""> x 64 x fs)</register>		
PCIVI	<register automute_lev=""></register>			
SPDIF	Data is continuously lower than	2006206 / / Degister Automate time > x 64 x fe)		
SPDIF	<register automute_lev=""></register>	2096896 / (<register automute_time=""> x 64 x fs)</register>		
DSD	Equal number of 1s and 0s in every 8	2096896 / (<register automute_time=""> x DATA_CLK)</register>		
מפט	bits of data	2030030 / (Tegister Automate_time > x DATA_CEK)		

Volume Control

Each output channel has its own attenuation circuit. The attenuation for each channel is controlled independently. Each channel can be attenuated from 0dB to -127dB in 0.5dB steps.

Each 0.5dB step transition takes up to 64 intermediate levels, depending on the vol_rate register setting. The result being that the level changes are done using small enough steps so that no switching noise occurs during the transition of the volume control. When a new volume level is set, the attenuation circuit will ramp softly to the new level.

Master Trim

The master trim sets the 0dB reference level for the volume control of each DAC. The master trim is programmable via registers 17-20 and is a 32bit signed number. Therefore it should never exceed 32'h7FFFFFFF (as this is full-scale signed).

All Mono Mode

An all mono mode where all DACs are driven from the same source is supported. This can be useful for high-end audio applications. The source data for all DACs can be configured to be either CH1 or CH2.

De-emphasis

The de-emphasis feature is included for audio data that has utilized the $50/15\mu s$ pre-emphasis for noise reduction. There are three de-emphasis filters, one each for 32kHz, 44.1kHz, and 48kHz.



SPDIF Data Select

An SPDIF source multiplexer allows for up to three SPDIF sources to be connected to the data pins. An internal programmable register (spdif_sel) is used to select the appropriate data pin to decode. The SPDIF can also be sourced from the GPIO pins configured as inputs.

System Clock (XI / MCLK)

A system clock is required for proper operation of the digital filters and modulation circuitry. See p.31, Note 2 for the maximum MCLK frequencies supported. The minimum system clock frequency must also satisfy:

Data Type	Minimum MCLK Frequency	Note	
DSD Data	MCLK > 3 x FSR , FSR = 2.8224MHz (x 1, 2 or 4)	The maximum FSR	
Serial Normal Mode	MCLK > 192 x FSR, FSR ≤ 384kHz	frequency is further limited by the maximum MCLK frequencies supported as	
	MCLK = 128 x FSR (synchronous MCLK) with FSR ≤ 384kHz		
Serial OSF Bypass Mode	MCLK > 24 x FSR, FSR ≤ 1.536MHz		
SPDIF Data	MCLK > 386 x FSR, FSR ≤ 200kHz	shown page 31, Note 2.	

Data Clock

DATA_CLOCK must be (2 x i2s_length) x FSR for SERIAL, and FSR for DSD modes. For SPDIF mode, this pin is used for SPDIF input. This pin should be pulled low if not used.

Built-in Digital Filters

Three digital filters are included for PCM data, fast roll-off, slow roll-off, and minimum phase filters. See 'PCM Filter Characteristics' for more information.

Standby Mode

For lowest power consumption the following should be performed to enter stand-by mode:

- Set the soft_start bit in register 14 to 1'b0 to ramp the DAC outputs (DACL, DACLB, DACR, DACRB) to ground.
- RESETB pin should be pulled low to:
 - Shut off the DACs, Oscillator and internal regulator.
 - Force digital I/O pins (DATA CLK, DATA1, GPIO1, GPIO2, SDA) into tri-state mode
 - Reset all registers to default states
- If XI/MCLK is supplied externally, it should be stopped at a logic low level
- If DVDD is supplied by an external regulator, it should be shut down during standby.

To resume from standby mode, bring RESETB to a logic high and reinitialize all registers.

DVDD Supply

The SABRE9018C2M is equipped with a regulated DVDD supply powered from DVCC. The internal DVDD regulator must be decoupled to DGND with a capacitor that maintains a minimum value of $1\mu F$ at 1.2V over the target operating temperature range. The recommended capacitor for decoupling DVDD is a 2.2 μF ±20%, X5R 6.3V 0402, e.g. TDK part number C1005X5R0J225M050BC or similar.

- The internal DVDD should be used except under the following conditions:
 - 1. PCM (SPDIF, I2S with OSF Bypass off or on): MCLK > 50MHz or FSR > 192kHz
 - 2. DSD: MCLK > 50MHz or FSR > 11.2MHz

An External DVDD supply ($\pm 1.3V \pm 5\%$) must be used above those frequencies. The external DVDD supply voltage must be greater than the internal supply of $\pm 1.2V$ so the internal regulator is disabled.

Please refer to page 28, Note 2 for the maximum supported MCLK frequencies.



Programmable FIR filter

A two stage interpolating FIR design is used. The interpolating FIR filter is generated using MATLAB, and can then be downloaded using a custom C code.

Example Source Code for Loading a Filter

```
// only accept 128 or 16 coefficients
// Note: The coefficients must be quantized to 24 bits for this method!
         Stage 1 consists of 128 values (0-127 being the coefficients)
         Stage 2 consists of 16 values (0-13 being the coefficients, 14-15 are zeros)
// Note: Stage 2 is symmetric about coefficient 13. See the example filters for more information.
byte reg26 = (byte)(coeffs.Count == 128 ? 0 : 128);
for (int i = 0; i < coeffs.Count; i++)</pre>
{
    // stage 1 contains 128 coefficients, while stage 2 contains 16 coefficients
   registers.WriteRegister(26, (byte)(reg26 + i));
   // write the coefficient data
   registers.WriteRegister(27, (byte)(coeffs[i] & 0xff));
   registers.WriteRegister(28, (byte)((coeffs[i] >> 8) & 0xff));
   registers.WriteRegister(29, (byte)((coeffs[i] >> 16) & 0xff));
   registers.WriteRegister(30, 0x02); // set the write enable bit
// disable the write enable bit when we're done
registers.WriteRegister(30, (byte)(setEvenBit ? 0x04 : 0x00));
```

OSF Bypass

The oversampling FIR filter can be bypassed, sourcing data directly into the IIR filter. ESS recommends using 8*FSR as the input. For example, an external signal at 44.1kHz can be oversampled externally to 8 x 44.1kHz = 352.8kHz and then applied to the serial decoder in either I^2S or LJ format. The maximum sample rate that can be applied is 1.536MHz (8 x 192kHz).

THD Compensation

Sabre2M THD Compensation removes the non-linearity of the DAC resistors and to a lesser degree the non-linearity of passive components in the output stage. Taking the I-V characteristic curve of a real resistor you will notice that it as a slight downward curvature. As more current flows, more power dissipates the resistor heats and the resistance rises.

Non-linearity of the DAC output resistors can lead to output distortion in two ways:

- Amplitude modulation of the output current from the DAC
- Gain modulation of the output stage as the output impedance of the DAC swings with the audio signal

The Sabre2M includes models for its output resistors and can compensate for their characteristic curve by finely adjusting the DAC codes for large and small signal amplitudes.


THD Compensation is effective if the base THD+N measurement with no compensation is less than approximately 70dBr. If your system performs worse than this, check for other errors with the circuit before applying the THD Compensation.

Registers #13, and #22 to #25 are used for THD Compensation.




Audio Interface Formats

Several interface formats are provided so that direct connection to common audio processors is possible. The available formats are shown in the following diagrams. The audio interface format can be set by programming the registers.




LEFT JUSTIFIED FORMAT



I2S FORMAT

Notes: for Left-Justified and I²S formats, the following number of BCLKs is present per (left plus right) frame:


- 16-bit mode: 32 BCLKs24-bit mode: 48 BCLKs
- 32-bit mode: 64 BCLKs






SERIAL CONTROL INTERFACE


The registers inside the chip are programmed via an I²C interface. The diagram below shows the timing for this interface. The chip address can be set to 2 different settings via the "ADDR" pin. The table below summarizes this.





Notes:

- 1. The "ADDR" pin is used to create the CHIP ADDRESS. (0x90, 0x92)
- 2. The first byte after the chip address is the "ADDRESS" this is the register address.
- 3. The second byte after the CHIP ADDRESS is the "DATA" this is the data to be programmed into the register at the previous "ADDRESS".



Parameter	Symbol	Standar	d-Mode	Fast	-Mode	Unit
		MIN	MAX	MIN	MAX	
SCL Clock Frequency	f _{SCL}	0	100	0	400	kHz
START condition hold time	thd,sta	4.0	-	0.6	-	μS
LOW period of SCL	t _{LOW}	4.7	-	1.3	-	μS
HIGH period of SCL	t _{HIGH}	4.0	-	0.6	-	μS
START condition setup time (repeat)	tsu,sta	4.7	-	0.6	-	μS
SDA hold time from SCL falling	t _{HD,DAT}	0.3	-	0.3	-	μS
SDA setup time from SCL rising	t _{SU,DAT}	250	-	100	-	ns
Rise time of SDA and SCL	tr	-	1000		300	ns
Fall time of SDA and SCL	t _f	-	300		300	ns
STOP condition setup time	tsu,sто	4	-	0.6	-	μS
Bus free time between transmissions	t _{BUF}	4.7	-	1.3	ı	μS
Capacitive load for each bus line	Сь	-	400	-	400	pF



REGISTER SETTINGS

Register #0: System Settings

8-bit, Read-Write Register, Default = 0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	osc_drv			reserved *			soft_reset	
Default	fault 0 0 0 0		0	0	0	0		

Bit	Mnemonic	Description
[7:4]	osc_drv	Oscillator drive specifies the bias current to the oscillator pad. 4'b0000: full bias (default) 4'b1000: 3/4 bias 4'b1100: 1/2 bias 4'b1110: 1/4 bias 4'b1111: shut down the oscillator Other settings: reserved It is recommended to use the default setting.
[3:1]	reserved *	
[0]	soft_reset	1'b0 is normal operation (default) 1'b1 resets chip

^{*} All Reserved Bits in Register #0 must be set to the indicated logic level to ensure correct device operation.

Register #1: Input Configuration

8-bit, Read-Write Register, Default = 0x8C

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	i2s_le	s_length i2s_mode		auto_input_select		input_select		
Default	1	0	0	0	1	1	0	0

Bit	Mnemonic	Description
		2'd0 = 16bit
[7:6]	i2s_length	2'd1 = 24bit
		2'd2 or 2'd3 = 32bit (default)
		$2'd0 = I^2S$ (default)
[5:4]	i2s_mode	2'd1 = LJ mode
[5:4]	125_1110de	$2'd2 = I^2S$
		2'd3 = LJ mode
		2'd0 = 'input select'
[2.2]	auto input coloct	$2'd1 = I^2S$ or DSD
[3:2]	auto_input_select	$2'd2 = I^2S$ or SPDIF
		2'd3 = I ² S, SPDIF or DSD (default)
		$2'd0 = I^2S$ (default)
[1:0]	input coloct	2'd1 = SPDIF
[1:0]	input_select	2'd2 = reserved
		2'd3 = DSD



Register #4: Soft Volume Control 1 (Automute Time)

8-bit, Read-Write Register, Default = 0x00

Bits [7]		[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic		automute_time						
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:0]	automuto timo	Default of 8'd0 (Automute Disabled)
[7:0] automute_time		Time in Seconds = 2096896 / (automute_time x DATA_CLK) with DATA_CLK in Hz

Register #5: Soft Volume Control 2 (Automute Level)

8-bit, Read-Write Register, Default = 0x68

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic automute_loopback			autor	mute_	level			
Default	0	1	1	0	1	0	0	0

Bit	Mnemonic	Description
[7]	automute_loopback	1'b0 disables automute_loopback (default) 1'b1 ramps to -infinity on automute
[6:0]	automute_level	The level (in 1dB increments) of the automute, default of 7'd104

Register #6: Soft Volume Control 3 and De-emphasis

8-bit, Read-Write Register, Default = 0x4A

Bits	[7]	[6]	[5] [4]		[3]	[2]	[1]	[0]
Mnemonic	spdif_auto_deemph	deemph_bypass	deemph_sel		reserved *	V	ol_ra	te
Default	0	1	0	0	1	0	1	0

Bit	Mnemonic	Description
[7]	spdif_auto_deemph	1'b0 disables automatic de-emphasis select in SPDIF mode (default)
[/]	spuil_auto_ueempii	1'b1 enables automatic de-emphasis select in SPDIF mode
[6] deemph_bypass		1'b0 enables de-emphasis filters
		1'b1 disabled de-emphasis filters (default)
		2'b00 = 32kHz (default)
[5:4]	dooroob ool	2'b01 = 44.1kHz
[5.4]	deemph_sel	2'b10 = 48kHz
		2'b11 = RESERVED
[3]	reserved *	Must be left as 1'b1 for normal operation
[2:0]	vol. rato	3'd2 by default
[2.0]	vol_rate	Sets the volume ramp rate to 0.0078125 x fs / (2 ^(vol_rate-5) dB/s

^{*} All Reserved Bits in Register #6 must be set to the indicated logic level to ensure correct device operation.



Register #7: General Settings

8-bit, Read-Write Register, Default = 0x80

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	reserved	filter_	shape	reserved *	iir_	bw	mı	ute
Default 1		0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7]	reserved *	
[6:5]	filter_shape	2'd0 = fast rolloff (default) 2'd1 = slow rolloff 2'd2 = minimum phase 2'd3 = reserved
[4]	reserved	
[3:2]	iir_bw	2'd0 = 1.0757 x fs or 47.44kHz (fs = 44.1kHz) - Normal mode (default) 2'd1 = 1.1338 x fs or 50kHz (fs = 44.1kHz) 2'd2 = 1.3605 x fs or 60kHz (fs = 44.1kHz) 2'd3 = 1.5873 x fs or 70kHz (fs = 44.1kHz)
[1:0]	mute	This is a soft mute, which uses the ramping volume control. mute[0] 1'b0: Channel 1 (default of left channel) unmuted (default) 1'b1: Channel 1 (default of left channel) muted mute[1] 1'b0: Channel 2 (default of right channel) unmuted (default) 1'b1: Channel 2 (default of right channel) muted

^{*} All Reserved Bits in Register #7 must be set to the indicated logic level to ensure correct device operation.



Register #8: GPIO Configuration

8 bit, Read-Write Register, Default = 0x10

Bits	[7]		[5]	[4]	[3]	[2]	[1]	[0]	
Mnemonic	gpio2_cfg				gpio1_cfg				
Default	0	0	0	1	0	0	0	0	

Bit	Mnemonic	Description
		Set GPIO 2 configuration.
[7:4]	gpio2_cfg	Default to 4'd1 (DPLL Lock Status).
		See GPIO Configuration Table below for meaning of all settings.
		Set GPIO 1 configuration
[3:0]	gpio1_cfg	Default to 4'd0 (Automute Status).
		See GPIO Configuration Table below for meaning of all settings.

GPIO Configuration Table

Setting	Direction	GPIO Function
4'd0	Output	Automute status (active high)
1 40	Output	asserted when Automute condition is met
4'd1	Output	DPLL Lock status (active high)
- 41	Output	- asserted when DPLL is in lock
	_	Minimum Volume (active high)
4'd2	Output	- asserted when volume of both the left and right channels has ramped to
		its minimum value (–127.5dB)
4'd3	Output	MCLK
		DPLL Lock interrupt (active high)
4'd4	Output	asserted when DPLL Lock status changes state
		- reading Register #64 clears the interrupt
		Automute Interrupt (active high)
4'd5	Output	asserted when Automute status changes state
		- reading Register #64 clears the interrupt
		DPLL Lock or Automute interrupt (active high)
4'd6	Output	 asserted when DPLL Lock or Automute status changes state
		- reading Register #64 clears the interrupt
4'd7	Output	Output low
4'd8	Input	Input pin - pin status can be read from Register #65.
4'd9	Input	Input Selection - uses the GPIO as an input select based on Register #21
4'd15	Output	Output high



Register #10: Master Mode Control

8 bit, Read-Write Register, Default = 0x5

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	master_clock_enable	clock_divider_select		sync_mode		stop	_div	
Default	0	0	0	0	0	1	0	1

Bit	Mnemonic	Description
[7]	master_clock_enable	1'b0 disables master mode (default) 1'b1 enables master mode (driving Bit clock and Frame Clock)
[6:5]	clock_divider_select	2'b00: Bit Clock frequency = MCLK / 4 (default) 2'b01: Bit Clock frequency = MCLK / 8 2b10: Bit Clock frequency = MCLK / 16 2'b11: Bit Clock frequency = MCLK / 16 Frame Clock frequency = Bit Clock frequency / 64
[4]	sync_mode	1'b0 for normal operation of the DPLL and ASRC. 1'b1 to enable quick lock if the fs and MCLK are synchronous and MCLK is 128 x FSR. Note: quick lock can only be used in PCM normal mode.
[3:0]	stop_div	Sets the number of FSR edges that must occur before the DPLL and ASRC can lock on to the incoming signal. 4'd0 = 16384 FSR edges 4'd1 = 8192 FSR edges 4'd2 = 5461 FSR edges 4'd3 = 4096 FSR edges 4'd4 = 3276 FSR edges 4'd5 = 2730 FSR edges (default) 4'd6 = 2340 FSR edges 4'd7 = 2048 FSR edges 4'd7 = 2048 FSR edges 4'd8 = 1820 FSR edges 4'd9 = 1638 FSR edges 4'd10 = 1489 FSR edges 4'd11 = 1365 FSR edges 4'd12 = 1260 FSR edges 4'd13 = 1170 FSR edges 4'd14 = 1092 FSR edges

For correct operation, master mode should only be enabled when the DAC's input mode is set to I²S, and when i2s_length is set to 32-bit and i2s_mode is set to I²S in register 1.

When master mode is enabled, the DATA_CLK pin will output Bit Clock and the DATA1 pin will output Frame Clock at frequencies specified by clock divider select.

When PCM data with FSR > 96kHz is used, stop_div should be set to 4'd0 (16384 FSR edges).



Register #11: Channel Mapping

8-bit, Read-Write Register, Default = 0x02

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	reserved *	sp	spdif_sel		ch2_analog_swap	ch1_analog_swap	ch2_sel	ch1_sel
Default	0	0	0	0	0	0	1	0

Bit	Mnemonic	Description
[7]	reserved *	
[6:4]	spdif_sel	select the spdif data source 3'd0 = DATA_CLK (default) 3'd1 = DATA2 3'd2 = DATA1 3'd3 = GPIO1 3'd4 = GPIO2 3'd5-7: reserved
[3]	ch2_analog_swap	1'b0 = normal operation (default) 1'b1 = swap dac and dacb
[2]	ch1_analog_swap	1'b0 = normal operation (default) 1'b1 = swap dac and dacb
[1]	ch2_sel	1'b0 = left 1'b1 = right (default)
[0]	ch1_sel	1'b0 = left (default) 1'b1 = right

^{*} All Reserved Bits in Register #11 must be set to the indicated logic level to ensure correct device operation.

Left and Right channels can be reversed using Register #11.



Register #12: DPLL/ASRC Settings

8-bit, Read-Write Register, Default = 0x5A

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	dpll_bw_i2s				d	pll_b	w_ds	d
Default	0	1	0	1	1	0	1	0

Bit	Mnemonic	Description
[7:4]	dpll_bw_i2s	DPLL bandwidth setting for I ² S and SPDIF modes (16 settings) 4'b0000 : OFF 4'b0001 : Lowest Bandwidth 4'b0101 : (default)
		4'b1010 : ▼ 4'b1111 : Highest Bandwidth
		DPLL bandwidth setting for DSD mode (16 settings) 4'b0000 : OFF 4'b0001 : Lowest Bandwidth
[3:0]	dpll_bw_dsd	4'b0101 : 4'b1010 : (default)
		4'b1111 : Highest Bandwidth

Register #13: THD Compensation

8-bit, Read-Write Register, Default = 0x40

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	reserved *	bypass_thd			reser	ved '	•	
Default	0	1	0	0	0	0	0	0

Bit	Mnemonic	Description
[7]	reserved *	
[6]	bypass_thd	1'b1: disable THD compensation (default) PCM mode: output = input; DSD mode: output = input / 2 1'b0: enable THD compensation output = input + (input²) x thd_comp_c2 + (input³) x thd_comp_c3 thd_comp_c2 is stored in registers 23-22 (16 bits signed) (register 23 stores MSBs) thd_comp_c3 is stored in registers 25-24 (16 bits signed) (register 25 stores MSBs)
[5:0]	reserved	

* All Reserved Bits in Register #13 must be set to the indicated logic level to ensure correct device operation. THD compensation can be used to reduce the 2nd and 3rd harmonic distortion introduced by external output drivers. A system level tuning is required to arrive at the optimum coefficients for thd_comp_c2 and thd_comp_c3.

Notes

- To get the same gain (output = input) for PCM and DSD modes without THD compensation, bypass_thd should be set to 1'b0 with thd_comp_c2 and thd_comp_c3 set to 16'd0 (default)
- Erroneous compensation can lead to higher distortion than the one without compensation. If accurate tuning cannot be performed, thd_comp_c2 and thd_comp_c3 should be set to 16'd0 (default) if bypass_thd is set to 1'b0.



Register #14: Soft Start Settings

8-bit, Read-Write Register, Default = 0x8A

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	soft_start	soft_start_on_lock	mute_on_lock		soft_	start	_time	
Default	1	0	0	0	1	0	1	0

Bit	Mnemonic	Description
[7]	soft start	1'b0: Ramp the output stream to ground
[7]	SUIL_Stait	1'b1: Normal operation (default) - ramp the output stream to ½ x AVCC_L/R
[6]	soft_start_on_lock	1'b0: Do not force output low when lock is lost (default)
[0] SUIT_STAIT_UIT_IUCK		1'b1: Force output low when lock is lost
[5]	mute on lock	1'b0: Do not force a mute when lock is lost (default)
[၁]	IIIule_oii_lock	1'b1: Force a mute when lock is lost
		Time for soft start ramp
[4:0]	soft_start_time	= 4096 x 2 ^(soft_start_time+1) / MCLK seconds (where MCLK is measured in Hz).
		The valid range of soft-start_time is from 0 to 20.

Register #15: Volume 1 (usually selected for the Left Channel, but can be reversed using Register #11)

8-bit, Read-Write Register, Default = 0x00

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	volume1							
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:0]	volume1	Default to 8'd0
[7.0]	volulile i	0dB to -127.5dB in 0.5dB steps

Register #16: Volume 2 (usually selected for the Right Channel, but can be reversed using Register #11)

8-bit, Read-Write Register, Default = 0x00

Dit, Houa III		9.00	.,	IGGIC	0,11	, ,		
Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic		volume2						
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description		
[7:0]	volume2	Default to 8'd0 0dB to -127.5dB in 0.5dB steps		

Register #20-17: Master Trim

32-bit, Read-Write Register, Default = 32'h7ffffff. Register #20 is the MSB's, Register #17 is the LSB's.

- bit, reductivitie register, b					
Bits	[31:0]				
Mnemonic	master_trim				
Default	32'h7ffffff				

This is a 32 bit value that sets the 0dB level for all volume controls. This is a signed number, so it should never exceed 32'h7fffffff (which is 2^{31} - 1).



Register #21: GPIO Input Selection and OSF Bypass

8-bit, Read-Write Register, Default = 0x00

Bits	[7:	6]	[5:4	<u> </u>	[3]	[2]	[1]	[0]
Mnemonic	gpio_inp	ut_sel2	gpio_inpu	ut_sel1	reserved *	bypass_iir	reserved *	bypass_osf
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
[7:6]	gpio_input_sel2	Selects which input will be selected when GPIOX = 1'b1 2'd0 = I ² S data (default) 2'd1 = SPDIF data 2'd2 = reserved 2'd3 = DSD data
[5:4]	gpio_input_sel1	Selects which input will be selected when GPIOX = 1'b0 2'd0 = I ² S data (default) 2'd1 = SPDIF data 2'd2 = reserved 2'd3 = DSD data
[3]	reserved *	
[2]	bypass_iir	1'b0 = Use the IIR filter (default) 1'b1 = Bypass the IIR filter.
[1]	reserved *	
[0]	bypass_osf	1'b0 = Use the interpolating 8x FIR filter (default) 1'b1 = Bypass the interpolating 8x FIR filter. Note: Bypassing the interpolating filter requires that the input data be oversampled at 8 x fs by an external oversampling filter.

^{*} All Reserved Bits in Register #21 must be set to the indicated logic level to ensure correct device operation.

Note: Any of the GPIOs can be configured to be used as an input select. This allows an external MCU or controller to set the input type by setting the GPIO to either logic high (1'b1) or logic low (1'b0). To set this feature, the first step is to enable one of the GPIO as an input select by setting gpio_cfg to 4'd9. Once a GPIO is configured as an input select it has the ability to select between two different inputs. The first input (logic low) is set via register 21[5:4]. The second input (logic high) is set via register 21[7:6]. Only one GPIO should be configured as an input select, and the SABRE9018C2M will only use the first GPIO if multiple GPIOs are configured as an input selection.



Register #23-22: 2nd Harmonic Compensation Coefficients

16-bit, Read-Write Register, Default = 0x0000 (no compensation). Register #23 is MSB. See Register #13 for more details.

Bits	[15:0]		
Mnemonic	Thd_comp_c2		
Default	16'd0		

Register #25-24: 3rd Harmonic Compensation Coefficients

16-bit, Read-Write Register, Default = 0x0000 (no compensation). Register #23 is MSB. See Register #13 for more details.

Bits	[15:0]
Mnemonic	Thd_comp_c3
Default	16'd0

The THD Compensation registers are signed integer values split into two memory locations each.

THD Compensation Coefficient	MSB	LSB
x^3 (third harmonic)	Register 25	Register 24
x^2 (second harmonic)	Register 23	Register 22

Table 1: THD Compensation Registers

- 1. Configure the output stage gain for the maximum desired output level. *If any component values are later changed on the output audio signal path you will need to re-tune the THD Compensation to achieve peak performance.*
- 2. Set the input level, Sabre2M Volume and Master Trim for the maximum desired output level.

 If the output level is later increased beyond this level you will need to re-tune the THD Compensation to achieve peak performance.
- 3. Adjust registers 0x23 and 0x25 to achieve peak THD performance. Use the I²C interface or the Sabre2M GUI to make the adjustments while watching the THD+N measurement.

In the GUI, adjust the THD Compensation sliders as shown in figure 1. The sliders are linked to the MSB of the THD Compensation registers so they are somewhat coarse.

Both channels are tuned simultaneously; keep an eye on both measurements.

Typical register values are very close to zero.

4. For finer adjustments use registers 0x22 and 0x24. Use the I²C interface or the Sabre2M GUI to make large changes of 50 or so while watching the THD+N measurement. Switch to smaller increments when you're close to peak performance.

In the GUI, open the register listing (see figure 2) and click Update Registers to make sure the most up-to-date values are displayed. There are no sliders for the fine-adjust registers (see figure 3).

The Sabre2M GUI is available for download from the ESS website at:

64-Bit: http://www.esstech.com/software/Sabre2M_signed_x64.zip 32-Bit: http://www.esstech.com/software/Sabre2M_signed_x86.zip






Figure 1. THD Compensation




Figure 2. Opening the register listing




Figure 3. THD Compensation Registers in the register listing



Register #26: Programmable Filter Address

8-bit, Read-Write Register, Default = 0x00

Bits	[7]				[6:0]			
Mnemonic	prog_coeff_stage		pro	og_c	coef	f_a	ddr	
Default	0	0	0	0	0	0	0	0

Bit	Mnemonic	Description
		Selects which stage of the filter to write.
[7]	prog_coeff_stage	1'b0 = Stage 1 of the oversampling filter (128 coefficients).
		1'b1 = Stage 2 of the oversampling filter (16 coefficients).
[6:0]	prog coeff oddr	Selects the coefficient address when writing custom coefficients
[0.0]	prog_coeff_addr	for the oversampling filter.

Register #29-27: Programmable Filter Coefficient

8-bit, Read-Write Register, Default = 0x000000

Bits	[23:0]
Mnemonic	prog_coeff
Default	24'd0

Bit	Mnemonic	Description
[23:0]	prog_coeff	A 24bit filter coefficients that will be written to address 'prog_coeff_addr'.

Register #30: Programmable Filter Control

8-bit, Read-Write Register, Default = 0x00

Bits	[7:3]			[7:3] [2] [1			[1]	[0]
Mnemonic	reserved *			even_stage2_coeff	prog_coeff_we	prog_coeff_en		
Default	0 0 0 0 0		0	0	0	0		

Bit	Mnemonic	Description
[7:3]	reserved *	
[2]	even_stage2_coeff	Sets the type of symmetry of the stage 2 programmable filter. 1'b0 = Uses a sine symmetric filter (27 coefficients). 1'b1 = Uses a cosine symmetric filter (28 coefficients).
[1]	prog_coeff_we	1'b0 = Disable writing to the custom filter coefficients. 1'b1 = Enable writing to the custom filter coefficients. Note: When set to 1'b1 the custom filter will be bypassed regardless of the state of register 21[0].
[0]	prog_coeff_en	1'b0 = Use one of the built-in oversampling filters. 1'b1 = Use the custom oversampling filter. Note: The custom filter is not programmed to anything on reset, valid coefficients must be written to the filter before enabling.

^{*} All Reserved Bits in Register #30 must be set to the indicated logic level to ensure correct device operation.

Note: even_stage2_coeff sets the type of symmetry used by the second stage filter. The actual RAM is 16 coefficients, but only the first 14 coefficients are used when applying the oversampling filter. The first 14 coefficients are mirrored using either sine or cosine symmetry, resulting in a filter length of either 27 or 28 taps. This means that the second stage RAM should only contain half of the impulse response of the second stage filter, and the impulse peak value will be contained in the 14th coefficient. Also note that, due to the symmetry of the filter, only linear phase filters may be used in the second stage.



Register #64: Chip Status

8-bit, Read-Only Register

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic	res	erved	ed revision		hip_i	d	automute_status	lock_status

Bit	Mnemonic	Description
[7:6]	reserved	
[5]	revision	1'b1 => revision V.
[4:2]	chip_id	3'd0 => SABRE9018C2M
[1]	automute_status	1'b0 => Automute condition is inactive. 1'b1 => Automute condition is active.'
[0]	lock_status	1'b0 => The Jitter Eliminator is not locked to an incoming signal. 1'b1 => The Jitter Eliminator is locked to an incoming signal.'

Register #65

8 bit, Read-Only Register

Bits	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]
Mnemonic			gpio_	<u>[[1:0]</u>				

Bit	Mnemonic	Description
[7:2]	reserved	
[1]	gpio_I[1]	Status of pin GPIO2
[0]	gpio_I[0]	Status of pin GPIO1

Register #69-66: DPLL Ratio

32-bit, Read-Only Register. Register #69 contains the MSBs, Register #66 contains the LSBs

Bits	[31:0]		
Mnemonic	dpll_num		

This is a read-only 32bit value that can be used to calculate the sample rate. The raw sample rate (FSR) can be calculated using: FSR = $(DPLL_NUM \times F_{MCLK}) / 2^{32}$.

Note that the DPLL number (register 66-69) should be read from LSB to MSB as it is latched on the LSBs (register 66).

Register #93-70: Channel Status

Register #93 contains the MSBs, Register #70 contains the LSBs. Format is [191:0]

These registers allow read back of the SPDIF channel status. The status definition is different for the consumer configuration and professional configuration. Please refer to the following two tables for details.




1: Pre-emphasis 1: Non-Copyright 1: Data 1: Professi	SPDIF CHANNEL STATUS - Consumer configuration										
1: A Channel		[7]	[6]	[5]	[4]		[2]	[1]	[0]		
0x00: General	0	Reserved	Reserved		Reserved	0: No-Pre-emph 1: Pre-emphasis			0: Consumer 1: Professional		
Ox0: Don't Care	1	0x00: General 0x01: Laser-Optical 0x02: D/D Converter 0x03: Magnetic 0x04: Digital Broadcast 0x05: Musical Instrument 0x06: Present A/D Converter 0x08: Solid State Memory 0x16: Future A/D Converter 0x19: DVD									
0x0: Level 2 ±1000ppm 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0x4: 96k 0x6: 176.4k 0xE: 192k 0x6 2x6: 192k 0x6: 12x6: 10x6: 12x6: 12x	2	0x0: Don't 0 0x1: A (Left 0x2: B (Rig 0x3: C 0x4: D 0x5: E 0x6: F 0x7: G 0x8: H 0x9: I 0xA: J 0xB: K 0xC: L 0xD: M 0xE: N	Care t)			0x0: Don't Care 0x1: 1 0x2: 2 0x3: 3 0x4: 4 0x5: 5 0x6: 6 0x7: G 0x8: 8 0x9: 9 0xA: 10 0xB: 11 0xC: 12 0xD: 13 0xE: 14 0xF: 15					
If Word Field Size=0 If Word Field Size = 1	3	Reserved Reserved Clock Accuracy 0x0: Level 2 ±1000ppm 0x1: Level 1 ±50ppm				Sample Frequenc 0x0: 44.1k 0x2: 48k 0x3: 32k 0x4: 22.05k 0x6: 24k 0x8: 88.2k 0xA: 96k 0xC: 176.4k	у				
5-23 Reserved 101 = 24bits 101 = 20bits			Reserved	Reserved	Reserved	Word Length: If Word Field Size 000 = Not indicate 100 = 23bits 010 = 22bits 110 = 21bits 001 = 20bits	ed 000=Not indicate 100 = 19bits 010 = 18bits 110 = 17bits 001 = 16bits		Word Field Size 0:Max 20bits 1:Max 24bits		




	SPDIF	СНА	NNEL STATU	JS – P	ofessi	onal conf	iguration		
Address Offset	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	
0	sampling frequency: 00: not indicated (or see byte 4) 10: 48kHz 01: 44.1kHz 11: 32kHz		lock: 0: locked 1: unlocked	001: No 011: CD-	asis: Emphasis not indicated No emphasis CD-type emphasis I-17 emphasis		0: Audio 1: Non-audio	0: Consumer 1: Professional	
1	User bit management: 0000: no indication 1000: 192-bit block as channel status 0100: As defined in AES18 1100: user-defined 0010: As in IEC60958-3 (consumer)					Channel mode: 0000: not indicated (default to 2 channel) 1000: 2 channel 0100: 1 channel (monophonic) 1100: primary / secondary 0010: stereo 1010: reserved for user applications 0110: reserved for user applications 1110: SCDSR (see byte 3 for ID) 0001: SCDSR (stereo left) 1001: SCDSR (stereo right) 1111: Multichannel (see byte 3 for ID)			
2	alignment level: 00: not indicated 10: –20dB FS 01: –18.06dB FS	Source Word Length: If max = 20bits			Use of aux sample word: 000: not defined, audio max 20 bits 100: used for main audio, max 24 bits 010: used for coord, audio max 20 bits 110: reserved				
3	Channel identification: if bit 7 = 0 then channel nu if bit 7 = 1 then bits 4–6 de		s 1 plus the numeric v		0-6 (bit rev		el number within t	hat mode	
4	fs scaling: 0: no scaling 1: apply factor of 1 / 1.001 to value						udio reference signal): e 2 (±10ppm)		
5	Reserved	1	: User defined			<u>I</u>	ı		
6-9	alphanumerical channel o	rigin: fo	ur-character label usir	ng 7-bit AS	CII with no p	parity. Bits 55, 60	3, 71, 79 = 0.		
10-13	alphanumerical channel destination: four-character label using 7-bit ASCII with no parity. Bits 87, 95, 103, 111 = 0.							0.	
14-17	local sample address cod-	e: 32-bi	binary number repres	senting the	sample cou	unt of the first sa	mple of the channe	el status block.	
18-21	time of day code: 32-bit bi	nary nu	mber representing tim	ne of source	encoding i	n samples since	midnight		
22	reliability flags 0: data in byte range is rel 1: data in byte range is un								
23	CRCC 00000000: not implement X: error check code for bit	ed							



APPLICATION DIAGRAM



RECOMMENDED POWER-UP SEQUENCE





ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING
Positive Supply Voltage (DVCC, VCCA, AVCC_L, AVCC_R)	+4.7V with respect to GND
Positive Supply Voltage (DVDD)	+1.8V with respect to GND
DAC Output voltage Range (DACL, DACR, DACLB, DACRB)	GND < Vout < AVCC
Storage temperature Range	−65°C to +150°C
Operating Junction Temperature	+125°C
Voltage Range for Digital Input pins	-0.3V to DVCC+ 0.3V
ESD Protection	
Human Body Model (HBM)	2000V
Machine Model (MM)	200V

WARNING: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

WARNING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS		
Operating temperature	TA	−20°C to +70°C		

Power Supply		Voltage	Current nominal (Note 1)	Current standby (Notes 1, 2)
Digital Power Supply Voltage	DVCC	+1.8V ± 5% +3.3V ± 5%	13.0mA 14.2mA	0mA 0mA
Internal Digital Core supply	DVDD	+1.2V (typical)		
External Digital Core Supply	DVDD	+1.3V ± 5% (Note 3)	50mA	
Analog Core Supply Voltage	VCCA	+3.3V ± 5%	0.8mA	0mA
Analog Power Supply Voltage	AVCC_L AVCC_R	+3.3V ± 5%	8.0mA	0mA
Total Power		DVCC = +1.8V DVCC = +3.3V	52mW 76mW	< 1mW < 1mW

Notes

- 1) fs = 44.1kHz, external MCLK = 22MHz, I²S input, output unloaded, internal DVDD, all external supply voltages at nominal center values
- 2) with RESETB held low after setting the soft_start bit in register 14 to 1'b0 to fully ramp the DAC outputs to ground
- 3) Internal DVDD should be used except under the conditions described on page 8. Above those frequencies a supply of $+1.3V \pm 5\%$ must be used. The external DVDD supply voltage must be greater than the internal supply of +1.2V so the internal regulator is disabled. External DVDD current is measured at 192kHz sample rate and MCLK = 80MHz.


DC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Minimum	Maximum	Unit	Comments
VIH	High-level input voltage	DVCC / 2 + 0.4		V	
VIL	Low-level input voltage		0.4	V	
VOH	High-level output voltage	DVCC - 0.2		V	IOH = 100μA
VOL	Low-level output voltage		0.2	V	IOL = 100μA






XI / MCLK Timing



Parameter	Symbol	Min	Max	Unit
MCLK pulse width high	T _{MCH}	4.5		ns
MCLK pulse width low	T _{MCL}	4.5		ns
MCLK cycle time	T _{MCY}	10		ns
MCLK duty cycle		45:55	55:45	

Audio Interface Timing



Parameter	Symbol	Min	Max	Unit
DATA_CLK pulse width high	t _{DCH}	4.5		ns
DATA_CLK pulse width low	tDCL	4.5		ns
DATA_CLK cycle time	tDCY	10		ns
DATA_CLK duty cycle		45:55	55:45	
DATA set-up time to DATA_CLK rising edge	t _{DS}	4.1		ns
DATA hold time to DATA_CLK rising edge	t _{DH}	2		ns

Notes

- Audio data on DATA[2:1] are sampled at the rising edges of DATA_CLK and must satisfy the setup and hold time requirements relative to the rising edge of DATA_CLK
- For DSD Phase mode, the normal data (D0, D1, D2... on p.10) must satisfy the setup and hold time requirements relative to the rising edge of DATA_CLK. The complimentary data (D0, D1, etc.) will be ignored.



ANALOG PERFORMANCE

Test Conditions (unless otherwise stated)

- 1. T_A = 25°C, AVCC = VCCA = DVCC = +3.3V, internal DVDD, fs = 44.1kHz, MCLK = 27MHz & 32-bit data
- 2. SNR/DNR: A-weighted over 20Hz-20kHz in averaging mode

THD+N: un-weighted over 20Hz-20kHz bandwidth


PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			32		Bits
MCLK (PCM normal mode)	Note *3	192FSR			
MCLK (PCM OSF bypass mode)		24FSR		Note	Hz
MCLK (DSD mode)		3FSR		*2	П
MCLK (SPDIF mode)		386FSR			
DYNAMIC PERFORMANCE					
DNR (differential current mode)	-60dBFS		127		dB-A
THD+N (differential current mode)	0dBFS		-120		dB
ANALOG OUTPUT					
Differential (+ or –) voltage output range	Full-scale out		3.05 (equal to 0.924 x AVCC)		Vp-p
Differential (+ or –) voltage output offset	Bipolar zero out		1.65 (equal to AVCC / 2)		٧
Differential (+ or –) current output range (Note *1)	Full-scale out		3.783		mAp-p
Differential (+ or –) current output offset (Note *1)	Bipolar zero out to virtual ground at voltage Vg (V)		2.112 – (1000 x Vg / 806)		mA
Digital Filter Performance					
De-emphasis error				±0.2	dB
Mute Attenuation			127		dB
PCM Filter Characteristics (Sharp Roll Off)				
Pass band	±0.003dB			0.454fs	Hz
Pass band	-3dB			0.49fs	Hz
Stop band	< -115dB	0.546fs			Hz
Group Delay			35 / fs		S
PCM Filter Characteristics (Slow Roll Off)		•		•	•
Doorboad	±0.05dB			0.308fs	Hz
Pass band	-3dB			0.454fs	Hz
Stop band	< -100dB	0.814fs			Hz
Group Delay			6.25 / fs		S
PCM Filter Characteristics (Minimum Phase	se)	-		•	•
Pass band	±0.003dB			0.454fs	Hz
rass valiu	-3dB			0.49fs	Hz
Stop band	< -115dB	0.546fs			Hz


Notes

- *1. Differential (+ or –) current output is equivalent to a differential (+ or –) voltage source in series with an $806\Omega \pm 11\%$ resistor. The differential (+ or –) voltage source has a peak-to-peak output range of 0.924 x AVCC = 3.05V and an output offset of AVCC / 2 = 1.65V with AVCC = +3.3V.
- *2. With internal DVDD, maximum MCLK frequency is: 50MHz (DVCC = +1.8V), or up to 100MHz (DVCC = +3.3V) using an external +1.3V ±5% DVDD supply. The external DVDD supply voltage must be greater than the internal +1.2V supply so the internal regulator is disabled.
- *3. MCLK at 128 x FSR is also supported.





PCM DE-EMPHASIS FILTER RESPONSE (32kHz)







PCM DE-EMPHASIS FILTER RESPONSE (44.1kHz)






PCM DE-EMPHASIS FILTER RESPONSE (48kHz)








PCM FILTER FREQUENCY RESPONSE






PCM FILTER IMPULSE RESPONSE



Unit: 1/fs (s)




DSD FILTER RESPONSE





25-Ball CSP Top View Marking



	Dimension in mm			
Package Type	A B C D			
CSP 1.98mm x 2.12mm	0.22	0.03	0.15	0.03

General Marking Criteria


- 1. Marking to be centered on package
- 2. Lines 1 to 3 to be center justified
- 3. Lines 4 and 5 to be left hand justified
- 4. Square Dot (ball A1 location) is at the top left corner
- 5. Font type: ARIAL
- 6. Laser-mark




General Marking Criteria

Line No.	Character	Space Contents
	<u>Space</u>	
Lina 4.	O 41 5	F00
Line 1:	3 thru 5	ESS
Line 2:	2 thru 6	SABRE
Line 3:	1 thru 7	9018C2M
Line 4:	1 thru 4	First 4 letters of the ESS Lot number (See Lot Processing Instructions)
Line 4:	5 thru 7	Date Code WWY (WW = workweek, Y = year: '14 = 4, '15 = 5, '16 = 6)
Line 5:	1 thru 7	5 th to 11 th characters of the ESS Lot number (See Lot Processing Instructions)
Backside:		Not applicable

25-Ball CSP Mechanical Dimensions



Top-Through View (Bumps Down)





25-Ball CSP Mechanical Dimensions

	Callouts		Nominal	Min	Max
	View	Symbol	Millimetres		
Package Body Dimension D	Top View	D	2.010	1.980	2.040
Package Body Dimension E	Top View	E	2.150	2.120	2.180
Backside mark to edge distance	Top View	Z1 & Z2	0.300	0.200	0.400
Package Height	Side View	С	0.450	0.400	0.500
Ball Height	Side View	CI	0.130	0.100	0.160
Package Body Thickness	Side View	C2	0.320	0.300	0.340
Si Thickness	Side View	C3	0.310	0.295	0.325
Back side coating	Side View	C4	0.010	0.005	0.015
Ball Dimension	Side View	C5	0.180	0.150	0.210
Ball Pitch X	BGA View	B1	0.400		
Ball Pitch Y	BGA View	B2	0.400		
Total Ball Count	BGA View	N	25		

Table 1. Package Dimensions

Location	Ball Name	D	Е
A1	RESETB	-800	-800
A2	DGND	-400	-800
A3	ADDR	0	-800
A4	XI (MCLK)	400	-800
A5	DACR	800	-800
B1	DATA_CLK	-800	-4 00
B2	SCL	-400	-4 00
B3	SDA	0	-4 00
B4	XO	400	-4 00
B5	DACRB	800	-4 00
C1	DATA2	-800	0
C2	DATA1	-400	0
C3	AGND_L	0	0
C4	AGND_R	400	0
C5	DACL	800	0
D1	GPIO1	-800	400
D2	DVDD	-400	400
D3	VCCA	0	400
D4	AGND	400	400
D5	DACLB	800	400
E1	GPIO2	-800	800
E2	DGND	-400	800
E3	DVCC	0	800
E4	AVCC_R	400	800
E5	AVCC_L	800	800

Ball center coordinates are measured from the BGA VIEW center (0,0)

Table 2. Ball Positioning



25-Ball CSP Mechanical Dimensions

Ball Matrix	1	2	3	4	5
Α	RESETB	DGND	ADDR	XI (MCLK)	DACR
В	DATA_CLK	SCL	SDA	хо	DACRB
С	DATA2	DATA1	AGND_L	AGND_R	DACL
D	GPIO1	DVDD	VCCA	AGND	DACLB
E	GPIO2	DGND	DVCC	AVCC_R	AVCC_L

Table 3. Ball Matrix

Notch Orientation	Up	Down	Right	Left	Other
		Х			


Table 4. Package Orientation

Notes:

- 1. All dimensions are in millimeters unless specified otherwise.
- 2. Thermal vias should be 0.3mm to 0.33mm in diameter, with the barrel plated to 1oz copper.
- 3. For maximum solder mask in the corners, round the inner corners of each row.
- 4. For applications where solder loss through vias is a concern, plugging or tenting of the vias should be used. The solder mask diameter for each via should be 0.1mm larger than the via diameter.



25-Ball CSP Recommended Land Pattern





Reflow Process Considerations

For lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.


The lead-free alloy solder has a melting point of 217°C. This alloy requires a minimum reflow temperature of 235°C to ensure good wetting. The maximum reflow temperature is in the 245°C to 260°C range, depending on the package size (*Table RPC-2*). This narrows the process window for lead-free soldering to 10°C to 20°C.

The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the mix of large and small components, and the paste chemistry being used.

Reflow profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

To ensure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.

Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)



Note: Reflow is allowed 3 times. Caution must be taken to ensure time between re-flow runs does not exceed the allowed time by the moisture sensitivity label. If the time elapsed between the re-flows exceeds the moisture sensitivity time bake the board according to the moisture sensitivity label instructions.

Manual Soldering:

Allowed up to 2 times with maximum temperature of 350 degrees no longer than 3 seconds.



Table RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly			
Preheat/Soak Temperature Min (Tsmin) Temperature Max (Tsmax) Time (ts) from (Tsmin to Tsmax)	150°C 200°C 60-120 seconds			
Ramp-up rate (TL to Tp)	3°C / second max.			
Liquidous temperature (TL) Time (tL) maintained above TL	217°C 60-150 seconds			
Peak package body temperature (Tp)	For users Tp must not exceed the classification temp in Table RPC-2. For suppliers Tp must equal or exceed the Classification temp in Table RPC-2.			
Time (tp)* within 5°C of the specified classification temperature (Tc), see Figure RPC-1	30* seconds			
Ramp-down rate (Tp to TL)	6°C / second max.			
Time 25°C to peak temperature	8 minutes max.			
* Tolerance for peak profile temperature (Tp) is defined as a supplier minimum and a user maximum.				

- Note 1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ± 2°C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.
- Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1. For example, if Tc is 260°C and time tp is 30 seconds, this means the following for the supplier and the user. For a supplier: The peak temperature must be at least 260°C. The time above 255°C must be at least 30 seconds.
 - For a user: The peak temperature must not exceed 260°C. The time above 255°C must not exceed 30 seconds.
- Note 3: All components in the test load shall meet the classification profile requirements.

Table RPC-2 Pb-Free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm3, <350	Volume mm3, 350 to 2000	Volume mm3, >2000
<1.6 mm	260°C	260°C	260°C
1.6 mm – 2.5 mm	260°C	250°C	245°C
>2.5 mm	250°C	245°C	245°C

- Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).
- Note 2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or non-integral heat sinks.
- Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.

42



ORDERING INFORMATION

Part Number	Description	Package
SABRE9018C2M	Sabre ³² Reference 32-bit Mobile Stereo Audio DAC	25-ball CSP

The letter C identifies the package type CSP

Revision History

Rev.	Date	Notes
0.1	July 18, 2014	Initial version
0.2	July 24, 2014	Updated CSP diagrams: BGA view, Top view, Side view, and Table 1
0.3	July 29, 2014	Deleted inch dimensions from Table 1. Removed reference to revision V silicon that was redundant
0.4	August 18, 2014	Added recommended land pattern for WLCSP. Ball callouts changed to follow CSP convention. Locations and functions of the solder balls have not changed so existing PCB layouts are NOT affected.
0.5	September 12, 2014	Ball locations changed to enhance device performance. PCB layout changes are required vs. pinout on Revision 0.4 datasheet and earlier. Added conditions when an external DVDD regulator is required. Updated DAC output impedance from 781.25Ω to 806Ω .
0.6	September 30, 2014	Removed reference to Right Justified data format that is not supported. Added specifications to the Absolute Maximum Ratings table.
0.7	October 10, 2014	Added information on the use of an external +1.3V DVDD supply. Corrected value of "chip_id" in Register #64. Corrected defaults in Registers #8 & #10
0.8	October 14, 2014	Added information for Register #65.
0.9	December 12, 2014	Added accuracy to external DVDD supply specification.
1.0	April 30, 2015	Updated ESS' mailing address and phone number. Added information on THD compensation and how to use Registers #22 to #25
1.1	June 16, 2015	Added top view showing ball locations and functions. Corrected value of differential current output range on page 31. Added notes on the connection of reserved Bits in the device control registers. Added details on decoupling required for the DVDD core supply. Corrected defaults for Registers #8 and #10.
1.2	July 24, 2015	Added detailed information on product marking and added marking diagram.
1.3	April 18, 2016	Corrected typical power consumption values. Added note on page 7 specifying the sampling frequency range

ESS' ICs are not intended, authorized, or warranted for use as components in military applications, medical devices or life support systems. ESS assumes no liability whatsoever and disclaims any expressed, implied or statutory warranty for use of ESS IC's in such unsuitable applications.

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Audio D/A Converter ICs category:

Click to view products by ESS Tech manufacturer:

Other Similar products are found below:

SABRE9006AS ES9023P ES9028PRO ES9008S ES9018S ES9016S ES9028Q2M ES9018K2M ES9016K2M ES9010K2M ES9038PRO
ES9218PQ PCM5122PWR PCM5142PWR PCM5242RHBR AD1955ARSZ AD1866RZ-REEL AD1955ARSZRL AD1934WBSTZ
AD1856RZ AD1851RZ-REEL7 AD1866RZ AD1851RZ-J AD1851RZ CS4334-KSZ CS4344-CZZ CS4344-CZZ ES9080Q
MAX9850ETI+ PCM1791ADBG4 PCM1748KEG4 PCM1602APT PCM1680DBQ PCM1681PWP PCM1681PWPR PCM1690DCAR
PCM1725U PCM1733U PCM1738E PCM1741E PCM1742E PCM1742KE PCM1744U PCM1748E PCM1748KE PCM1753DBQR
PCM1754DBQR PCM1771PW PCM1772PW PCM1772RGA