

| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A November 2017 | | |
|--|--------------------------------------|--|--|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | | |

Key Features

- Small package
 25.65 x 13.8 x 8.2 mm (1.01 x 0.543 x 0.323 in)
 SIP: 26.3 x 7.6 x 15.6 mm (1.035 x 0.30 x 0.614 in)
- 0.6 V 3.3 V output voltage range
- High efficiency, typ. 97.1% at 5Vin, 3.3Vout half load
- Configuration and Monitoring via PMBus
- Adaptive compensation of PWM control loop & fast loop transient response
- · Synchonization & phase spreading
- Current sharing, Voltage Tracking & Voltage margining
- MTBF 20.2 Mh

General Characteristics

- For narrow board pitch applications (15 mm/0.6 in)
- Non-Linear Response for reduction of decoupling cap.
- Input under voltage shutdown
- Over temperature protection
- Output short-circuit & Output over voltage protection
- Remote Control & Power Good
- Voltage setting via pin-strap or PMBus
- Advanced Configurable via Graphical Used Interface
- ISO 9001/14001 certified supplier
- Highly automated manufacturing ensures quality



Safety Approvals





Design for Environment



RoHS

Meets requirements in hightemperature lead-free soldering processes.

Contents

| Ordering Information | | 2 |
|--|------------------------|-----|
| General Information | | 2 |
| Safety Specification | | |
| Absolute Maximum Ratings | | |
| Electrical Specification | | |
| 20A/ 0.6-3.3V Through hole and Surface mount version | BMR4630002, BMR4631002 | |
| · | BMR4630006, BMR4631006 | 5 |
| 20A/ 0.6-3.3V Single in Line version (SIP) | BMR4632002 | |
| 25A/ 0.6-3.3V Through hole and Surface mount version | BMR4630008, BMR4631008 | |
| v | BMR4630009, BMR4631009 | 23 |
| 25A/ 0.6-3.3V Single in Line version (SIP) | BMR4632008 | |
| EMC Specification | | /11 |
| Operating Information | | |
| Thermal Consideration | | |
| Connections | | |
| Mechanical Information | | |
| | | 03 |
| Soldering Information | | |
| Delivery Information | | |
| Product Qualification Specification | | 69 |



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Ordering Information

| Product program | Output |
|----------------------------|-------------------------|
| BMR 463 x002/001 (x=0,1,2) | 0.6-3.3 V, 20 A/ 66 W |
| BMR 463 2102/001 | 0.6-3.3 V, 20 A/ 66 W |
| BMR 463 x006/001 (x=0,1) | 0.6-3.3 V, 20 A/ 66 W |
| BMR 463 x008/001 (x=0,1,2) | 0.6-3.3 V, 25 A/ 82.5 W |
| BMR 463 x009/001 (x=0,1) | 0.6-3.3 V, 25 A/ 82.5 W |

Product number and Packaging

| BMR 463 n ₁ n ₂ n ₃ n ₄ /n ₅ n ₆ n ₇ n ₈ | | | | | | | | | |
|--|----------------|----------------|----------------|----------------|---|----------------|----------------|----------------|----------------|
| Options | n ₁ | n ₂ | n ₃ | n ₄ | / | n ₅ | n ₆ | n ₇ | n ₈ |
| Mounting | o | | | | / | | | | |
| Mechanical | | o | | | / | | | | |
| Hardware Variants | | | О | О | / | | | | |
| Configuration | | | | | / | О | О | О | |
| Packaging | | | | | / | | | | 0 |

| Options | Descript | tion |
|-------------------------------|--------------------------|---|
| n_1 | 0 1 2 | Through hole mount version (TH) Surface mount version (SMD) Single in line (SIP) |
| n_2 | 0 1 | Standard mechanical option 5.5mm pin length (for SIP) |
| n ₃ n ₄ | 02* 06* 08* 09* | 20 A, Standard variant 20 A, Pin 4A = Power Good pin (for Lay Down version only) 25 A, Standard variant, Dynamic Loop Compensation 25 A, Pin 4A = Power Good pin, Dynamic Loop Compensation (for Lay Down version only) |
| $n_5 n_6 n_7$ | 001 002 | CTRL pin positive logic (active high) CTRL pin negative logic (active low) |
| n ₈ | B C | Antistatic tray of 100 products (SIP only) Antistatic tape & reel of 200 products (Sample delivery available in lower quantities. Not for SIP) |

^{*} Voltage Tracking and Power Good pins are options for Lay Down version products. (Pin 4A=Voltage Tracking pin in standard Lay Down version) Both Voltage Tracking pin and Power Good pins are available in standard SIP version. (See Connections' information in page 53)

Example: Product number BMR 463 0002/001C equals a through-hole mounted, standard Lay Down mechanical option, voltage tracking pin at 4A, positive RC logic, package tape & reel.

General Information

Reliability

The failure rate (λ) and mean time between failures (MTBF= $1/\lambda$) is calculated at max output power and an operating ambient temperature (T_A) of +40°C. Flex uses Telcordia SR-332 Issue 2 Method 1 to calculate the mean

steady-state failure rate and standard deviation (σ).

Telcordia SR-332 Issue 2 also provides techniques to estimate the upper confidence levels of failure rates based on the mean and standard deviation.

| Mean steady-state failure rate, λ | Std. deviation, σ |
|-----------------------------------|--------------------|
| 49 nFailures/h | 12.4 nFailures/h |
| MTRF (mean value) for the BMR 46 | 3 series – 20 2 Mh |

Compatibility with RoHS requirements

MTBF at 90% confidence level = 15.3 Mh

The products are compatible with the relevant clauses and requirements of the RoHS directive 2002/95/EC and have a maximum concentration value of 0.1% by weight in homogeneous materials for lead, mercury, hexavalent chromium, PBB and PBDE and of 0.01% by weight in homogeneous materials for cadmium.

Exemptions in the RoHS directive utilized in Flex power modules products are found in the Statement of Compliance document.

Flex fulfills and will continuously fulfill all its obligations under regulation (EC) No 1907/2006 concerning the registration, evaluation, authorization and restriction of chemicals (REACH) as they enter into force and is through product materials declarations preparing for the obligations to communicate information on substances in the products.

Quality Statement

The products are designed and manufactured in an industrial environment where quality systems and methods like ISO 9000, Six Sigma, and SPC are intensively in use to boost the continuous improvements strategy. Infant mortality or early failures in the products are screened out and they are subjected to an ATE-based final test. Conservative design rules, design reviews and product qualifications, plus the high competence of an engaged work force, contribute to the high quality of our products.

Warranty

Warranty period and conditions are defined in Flex General Terms and Conditions of Sale.

Limitation of Liability

Flex does not make any other warranties, expressed or implied including any warranty of merchantability or fitness for a particular purpose (including, but not limited to, use in life support applications, where malfunctions of product can cause injury to a person's health or life).

© Flex 2017

The information and specifications in this technical specification is believed to be correct at the time of publication. However, no liability is accepted for inaccuracies, printing errors or for any consequences



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

thereof. Flex reserves the right to change the contents of this technical specification at any time without prior notice.

in accordance with the requirements of the ultimate application. Normally the output of the DC/DC converter is considered as SELV (Safety Extra Low Voltage) and the input source must be isolated by minimum Double or Reinforced Insulation from the primary circuit (AC mains) in accordance with IEC/EN/UL 60950-1.

The products should be installed in the end-use equipment.

Safety Specification

General information

Flex DC/DC converters and DC/DC regulators are designed in accordance with safety standards IEC/EN/UL 60950-1 *Safety of Information Technology Equipment*.

IEC/EN/UL 60950-1 contains requirements to prevent injury or damage due to the following hazards:

- Electrical shock
- Energy hazards
- Fire
- Mechanical and heat hazards
- Radiation hazards
- Chemical hazards

On-board DC/DC converters and DC/DC regulators are defined as component power supplies. As components they cannot fully comply with the provisions of any safety requirements without "Conditions of Acceptability". Clearance between conductors and between conductive parts of the component power supply and conductors on the board in the final product must meet the applicable safety requirements. Certain conditions of acceptability apply for component power supplies with limited stand-off (see Mechanical Information for further information). It is the responsibility of the installer to ensure that the final product housing these components complies with the requirements of all applicable safety standards and regulations for the final product.

Component power supplies for general use should comply with the requirements in IEC 60950-1, EN 60950-1 and UL 60950-1 Safety of Information Technology Equipment. There are other more product related standards, e.g. IEEE 802.3 CSMA/CD (Ethernet) Access Method, and ETS-300132-2 Power supply interface at the input to telecommunications equipment, operated by direct current (dc), but all of these standards are based on IEC/EN/UL 60950-1 with regards to safety.

Flex DC/DC converters and DC/DC regulators are UL 60950-1 recognized and certified in accordance with EN 60950-1.

The flammability rating for all construction parts of the products meet requirements for V-0 class material according to IEC 60695-11-10, *Fire hazard testing, test flames* – 50 W horizontal and vertical flame test methods.

Non-isolated DC/DC regulators

The input voltage to the DC/DC regulator is SELV (Safety Extra Low Voltage) and the output remains SELV under normal and abnormal operating conditions.

4

| BMR463 series PoL Regulators |
|--|
| Input 4.5-14 V, Output up to 25 A / 82.5 W |

| 1/28701-BMR 463 Rev. A | November 2017 |
|------------------------|---------------|
| © Flex | |

Absolute Maximum Ratings

| Characteristics | | | | typ | max | Unit |
|-----------------------------|--|---|------|-----|-----|------|
| T _{P1} | Operating temperatur | Operating temperature (see Thermal Consideration section) | | | 125 | °C |
| Ts | Storage temperature | Storage temperature | | | 125 | °C |
| Vı | Input voltage (See Operating Information Section for input and output voltage relations) | | | | 16 | V |
| Logic I/O voltage | | CTRL, SA0, SA1, SALERT, SCL, SDA, VSET, SYNC, GCB, PG | -0.3 | | 6.5 | V |
| Ground voltage differential | | -S, PREF, GND | -0.3 | | 0.3 | V |
| Analog pin voltage | | V _O , +S, VTRK | -0.3 | | 6.5 | V |


Stress in excess of Absolute Maximum Ratings may cause permanent damage. Absolute Maximum Ratings, sometimes referred to as no destruction limits, are normally tested with one parameter at a time exceeding the limits in the Electrical Specification. If exposed to stress above these limits, function and performance may degrade in an unspecified manner.

Configuration File

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. The Electrical Specification table shows parameter values of functionality and performance with the default configuration file, unless otherwise specified. The default configuration file is designed to fit most application needs with focus on high efficiency. If different characteristics are required it is possible to change the configuration file to optimize certain performance characteristics. Note that current sharing operation requires changed configuration file. See application notes AN307 for further information.

In this Technical specification examples are included to show the possibilities with digital control. See Operating Information section for information about tradeoffs when optimizing certain key performance characteristics.

Fundamental Circuit Diagram



5

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017

Electrical Specification

BMR 463 0002, BMR 463 1002, BMR 463 0006, BMR 463 1006

© Flex

 $T_{P1} = -30 \text{ to } +95 \text{ °C}, \ V_I = 4.5 \text{ to } 14 \text{ V}, \ V_I > V_O + 1.0 \text{ V}$ Typical values given at: $T_{P1} = +25 \text{ °C}, \ V_I = 12.0 \text{ V}, \text{ max } I_O, \text{ unless otherwise specified under Conditions.}$ Default configuration file, 190 10-CDA 102 0175/001. External $C_{IN} = 470 \ \mu\text{F}/10 \ \text{m}\Omega, \ C_{OUT} = 470 \ \mu\text{F}/10 \ \text{m}\Omega. \text{ See Operating Information section for selection of capacitor types.}$

Sense pins are connected to the output pins.

| Chara | acteristics | | Conditions | min | typ | max | Unit | |
|------------------|---|---------------------------------|--|-------|--------------|------|----------|--|
| Vı | Input voltage ris | se time | monotonic | | | 2.4 | V/ms | |
| | 1 | | • | 1 | | | • | |
| | Output voltage | without pin strap | | | 1.2 | | V | |
| | Output voltage adjustment range | | | 0.60 | | 3.3 | V | |
| | Output voltage adjustment including margining | | See Note 17 | 0.54 | | 3.63 | V | |
| | Output voltage s | set-point resolution | | | ±0.025 | | % FS | |
| | Output voltage a | accuracv | Including line, load, temp. See Note 14 | -1 | | 1 | % | |
| \/ | | · | Current sharing operation See Note 15 | -2 | | 2 | % | |
| Vo | Internal resistan | nce +S/-S to VOUT/GND | | | 4.7 | | Ω | |
| | | | V _O = 0.6 V | | 2 | | | |
| | Line regulation | | V _O = 1.0 V | | 2 | | mV | |
| | 3 | | V _O = 1.8 V | | 2 | | | |
| | | | V _O = 3.3 V | | 3 | | | |
| | | | V _O = 0.6 V | | 3 | | 1 | |
| | Load regulation | ; I _O = 0 - 100% | V _O = 1.0 V | | 2 | | mV | |
| | | , 0 | V _O = 1.8 V | | 2 | | | |
| | | | V _O = 3.3 V | | 2 | | | |
| | Output ripple & noise | | V _O = 0.6 V | | 20 | | | |
| V_{Oac} | $C_0 = 470 \mu \text{F} (\text{mi})$ | | V _O = 1.0 V | | 30 | | mVp-p | |
| | capacitance). S | ee Note 11 | V _O = 1.8 V | | 40 | | | |
| | | | V _O = 3.3 V | | 60 | | | |
| | | | 1 | T | | | 1 . | |
| lo | Output current | | See Note 18 | 0.001 | | 20 | Α | |
| | | | V _O = 0.6 V | | 1.26 | | | |
| Is | Static input curr | ent at max Io | V _O = 1.0 V | | 1.94 | | Α | |
| | • | | V _O = 1.8 V | | 3.31 | | | |
| | 0 11 11 | | V _O = 3.3 V | | 5.89 | | | |
| I _{lim} | Current limit threshold | | 1/ 0.01/ | 22 | 0 | 30 | Α | |
| | | | V _O = 0.6 V | | 8 | | | |
| I _{sc} | Short circuit current | RMS, hiccup mode, See Note 3 | V _O = 1.0 V | | 6 | | Α | |
| | Current | See Note 3 | V _o = 1.8 V V _o = 3.3 V | | 5 | | _ | |
| | | | V _O = 3.3 V | | 4 | | | |
| | | | T.v. 00.v. | Γ | 0.1.2 | | 1 | |
| | | | V _O = 0.6 V | | 84.0 | | | |
| | | 50% of max I _O | V _O = 1.0 V | | 89.3 | | - % | |
| | | | V _O = 1.8 V | | 92.8 | | | |
| η | Efficiency | | V _O = 3.3 V | | 94.8 | | | |
| | | | V _O = 0.6 V | | 79.3 | | | |
| | | max I _O | V _O = 1.0 V | | 86.0 | | % | |
| | | | V _O = 1.8 V | | 90.7 | | 4 | |
| | | | V _O = 3.3 V V _O = 0.6 V | | 93.6 3.12 | | - | |
| | | | | | | | 4 | |
| P_{d} | Power dissipation | on at max Io | V _O = 1.0 V | | 3.25 | | W | |
| | | | V _O = 1.8 V V _O = 3.3 V | | 3.68 | | 1 | |
| | + | | | | 4.52 | | | |
| | Input idling | Default configuration: | V _O = 0.6 V | | 0.56 | | 4 | |
| P_{li} | power | wer Continues Conduction | $V_0 = 1.0 \text{ V}$ $V_0 = 1.8 \text{ V}$ | | 0.57 | | W | |
| | (no load) Mode, CCM | | | | 0.68 | | 4 | |
| | | 1 | V _O = 3.3 V | | 0.99 | | <u> </u> | |

1/28701-BMR 463 Rev. A November 2017

6

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

© Flex

| Charac | Characteristics | | Conditions | min | typ | max | Unit |
|-------------------|-------------------------------------|-----------------------------|---|-----|-----|--------|------|
| P _{CTRL} | Input standby power | Turned off with CTRL-pin | Default configuration: Monitoring enabled, Precise timing enabled | | 180 | | mW |
| Ci | Internal input ca | pacitance | | | 70 | | μF |
| Co | Internal output c | apacitance | | | 200 | | μF |
| | Total external or | utput capacitance | See Note 9 | 300 | | 15 000 | μF |
| Соит | ESR range of ca (per single capa | | See Note 9 | 5 | | 30 | mΩ |

| | Load transient peak voltage | Default configuration | V _O = 0.6 V | 85 | |
|-------|--|--|------------------------|-----|------|
| V | deviation V _{tr1} (H to L) | di/dt = 2 A/ μ s C_0 = 470 μ F (minimum | V _O = 1.0 V | 85 | mV |
| V tr1 | Load step | external capacitance) | V _O = 1.8 V | 90 | IIIV |
| | 25-75-25% of see Note 12 max I _O | V _O = 3.3 V | 135 | | |
| | Load transient recovery time, | Default configuration | V _O = 0.6 V | 80 | |
| t | Note 5 (H to L) | to L) di/dt = 2 A/ μ s to L) C _o = 470 μ F (minimum – external capacitance) see Note 12 | V _O = 1.0 V | 90 | μs |
| tr1 | t _{tr1} (H to L) Load step 25-75-25% of max I ₀ | | V _O = 1.8 V | 100 | μο |
| | | | V _O = 3.3 V | 100 | |

| | Switching frequency | | ; | 320 | kHz |
|----|--|-----------------------|---------------------------|-----|-----|
| fs | Switching frequency range | PMBus configurable | MBus configurable 200-640 | | kHz |
| | Switching frequency set-point accuracy | | -5 | 5 | % |
| | Control Circuit PWM Duty Cycle | | 5 | 95 | % |
| | Minimum Sync Pulse Width | | 150 | | ns |
| | Input Clock Frequency Drift Tolerance | External clock source | -13 | 13 | % |

| | UVLO threshold | | 3.85 | | V |
|---|-----------------------------|--------------------|--------------------------|-----|------|
| | UVLO threshold range | PMBus configurable | 3.85-14 | | V |
| Input Under Voltage | Set point accuracy | | -150 | 150 | mV |
| Lockout, | UVLO hysteresis | | 0.35 | | V |
| UVLO | UVLO hysteresis range | PMBus configurable | 0-10.15 | | V |
| | Delay | | | 2.5 | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | IOVP threshold | | 16 | | V |
| | IOVP threshold range | PMBus configurable | 4.2-16 | | V |
| Input Over Voltage Protection, IOVP | Set point accuracy | | -150 | 150 | mV |
| | IOVP hysteresis | | 1 | | V |
| | IOVP hysteresis range | PMBus configurable | 0-11.8 | | V |
| | Delay | | | 2.5 | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | PG threshold | | 90 | | % Vo |
| Power Good, PG, | PG hysteresis | | 5 | | % Vo |
| See Note 2 | PG delay | | 10 | | ms |
| | PG delay range | PMBus configurable | 0-500 | | S |
| | UVP threshold | | 85 | | % Vo |
| | UVP threshold range | PMBus configurable | 0-100 | | % Vo |
| 0 | UVP hysteresis | | 5 | | % Vo |
| Output voltage Over/Under Voltage | OVP threshold | | 115 | | % Vo |
| Protection. | OVP threshold range | PMBus configurable | 100-115 | | % Vo |
| OVP/UVP | UVP/OVP response time | | 25 | | μS |
| | UVP/OVP response time range | PMBus configurable | 5-60 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A November 2017 © Flex

| | | Conditions | min | typ | max | Uni |
|--|---|--|------------|--------------------------------|-------------------|-----------------|
| | OCP threshold | | | 26 | | Α |
| Over Current | OCP threshold range | PMBus configurable | | 0-26 | | Α |
| Protection, | Protection delay, | See Note 4 | | 32 | | T _{sw} |
| OCP | Protection delay range | PMBus configurable | | 1-32 | | Tsw |
| | Fault response | See Note 3 | Automat | tic restart, 70 ms | | |
| | OTP threshold | | 120 | | | °C |
| Over Temperature | OTP threshold range | PMBus configurable | | -40+120 | | °C |
| Protection, | OTP hysteresis | J. J | | 15 | | °C |
| OTP at P1 See Note 8 | OTP hysteresis range | PMBus configurable | | 0-160 | | °C |
| see note 8 | Fault response | See Note 3 | Automati | c restart, 240 ms | | |
| | r aut response | See Note 3 | Automati | c restart, 240 ms | | |
| V _{IL} Logic input | low threshold | SYNC, SA0, SA1, SCL, SDA, | | | 0.8 | V |
| | high threshold | GCB, CTRL, VSET | 2 | | 0.0 | V |
| | low sink current | CTRL | | | 0.6 | mA |
| | | CIRL | | | 0.0 | V |
| | t low signal level | 1 | 0.05 | | 0.4 | V |
| | t high signal level | SYNC, SCL, SDA, SALERT, | 2.25 | | | |
| | t low sink current | GCB, PG | | | 4 | mA |
| | t high source current | | | | 2 | mA |
| t _{set} Setup time, | | See Note 1 | 300 | | | ns |
| t _{hold} Hold time, S | SMBus | See Note 1 | 250 | | | ns |
| t _{free} Bus free tin | ne, SMBus | See Note 1 | 2 | | | ms |
| | acitance on logic pins | | | 10 | | pF |
| • | | · I | | | | • |
| Initialization time | | See Note 10 | | 35 | | ms |
| | Delay duration | See Note 16 | | 10 | | |
| | Delay duration range | PMBus configurable | | 2-500000 | | ms |
| | , , | Default configuration: | | | 1 | |
| Ot.at. \ / alta a.a | | CTRL controlled ±0.25 | | | ms | |
| Output Voltage Delay Time | Delay accuracy | Precise timing enabled | | | | |
| See Note 6 | turn-on | PMBus controlled | | | | + |
| See Note 0 | | Precise timing disabled | | -0.25/+4 | | ms |
| | | Current sharing operation | | | | |
| | Delay accuracy | | | -0.25/+4 | | ms |
| | turn-off | | | | | 1110 |
| Outrout Valtage | Ramp duration | | | 10 | | ms |
| Output Voltage Ramp Time | Ramp duration range | PMBus configurable | | 0-200 | | 1113 |
| See Note 13 | Dame time a comment | | | 100 | | μs |
| 200 14010 10 | Ramp time accuracy | Current sharing operation | | 20 | | % |
| | | | | | | |
| | | | | | 200 | μA |
| VTRK Input Bias Cur | ent | $V_{VTRK} = 5.5 \text{ V}$ | | 110 | | <u> </u> |
| VTRK Input Bias Cur | ent | 100% tracking, see Note 7 | -100 | 110 | 100 | |
| · | | 100% tracking, see Note 7 Current sharing operation | -100 | | | m\ |
| · | o Accuracy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking | -100 | ±100 | | m\ |
| · | | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp | | | 100 | m\v |
| VTRK Tracking Ramp | Accuracy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking | -100 -1 | | | m\ m\ |
| VTRK Tracking Ramp | Accuracy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation | -1 | | 100 | m\ m\ |
| VTRK Tracking Ramp | Accuracy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking | | | 100 | m\ m\ |
| VTRK Tracking Ramp | o Accuracy (V _O - V _{VTRK}) curacy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _o = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking | -1 -2 | ±100 | 100 | m\ m\ |
| VTRK Tracking Ramp VTRK Regulation Acc | Accuracy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation | -1 | ±100 OUT monitoring a | 100 | m\ m\ % |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group | o Accuracy (V _O - V _{VTRK}) curacy (V _O - V _{VTRK}) tween products in a current | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _o = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking | -1 -2 | ±100 | 100 1 2 accuracy | m\ m\ % |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group | o Accuracy (V _O - V _{VTRK}) curacy (V _O - V _{VTRK}) | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation | -1 -2 | ±100 OUT monitoring a | 100 | m\ m\ % |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group | euracy (V _O - V _{VTRK}) euracy (V _O - V _{VTRK}) tween products in a current in a current sharing group | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation | -1 -2 | ±100 OUT monitoring a | 100 1 2 accuracy | m\ m\ A |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group | euracy (V _O - V _{VTRK}) euracy (V _O - V _{VTRK}) tween products in a current a current sharing group READ_VIN vs V _I | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation | -1 -2 | ±100 OUT monitoring a 2 | 100 1 2 accuracy | mV mV % |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group | euracy (V _O - V _{VTRK}) euracy (V _O - V _{VTRK}) tween products in a current in a current sharing group | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking Vo = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation Ramp-up | -1 -2 | ±100 OUT monitoring a | 100 1 2 accuracy | mV mV % |
| VTRK Tracking Ramp VTRK Regulation Acc Current difference be sharing group Number of products in | euracy (V _O - V _{VTRK}) euracy (V _O - V _{VTRK}) tween products in a current a current sharing group READ_VIN vs V _I READ_VOUT vs V _O | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation Ramp-up I _O = 0-20 A, T _{P1} = 0 to +95 °C | -1 -2 | ±100 OUT monitoring a 2 3 1 | 100 1 2 accuracy | mV mV % A A |
| VTRK Regulation According Current difference be sharing group | euracy (V _O - V _{VTRK}) euracy (V _O - V _{VTRK}) tween products in a current a current sharing group READ_VIN vs V _I | 100% tracking, see Note 7 Current sharing operation 2 phases, 100% tracking Vo = 1.0 V, 10 ms ramp 100% Tracking Current sharing operation 100% Tracking Steady state operation Ramp-up | -1 -2 | ±100 OUT monitoring a 2 | 100 1 2 accuracy | mV mV % |

1/28701-BMR 463 Rev. A

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

© Flex

November 2017

8

Note 1: See section I2C/SMBus Setup and Hold Times - Definitions.

Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V_O

Note 6: See section Soft-start Power Up.

Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth.

Note 8: See section Over Temperature Protection (OTP).

Note 9: See section External Capacitors.

Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.

Note 13: Time for reaching 100% of nominal Vout.

Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations.

Note 16: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details.

Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative.

Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

9

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017


BMR 463 0002, BMR 463 1002

BMR 463 0006, BMR 463 1006


© Flex

Typical Characteristics Efficiency and Power Dissipation


Efficiency vs. Output Current, $V_1 = 5 \text{ V}$




Power Dissipation vs. Output Current, $V_I = 5 \ V$




Efficiency vs. Output Current, V_I = 12 V




Power Dissipation vs. Output Current, $V_1 = 12 \text{ V}$



Efficiency vs. Output Current and Switching Frequency



Power Dissipation vs. Output Current and Switching frequency



10

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Load Transient


BMR 463 0002, BMR 463 1002 BMR 463 0006, BMR 463 1006

Load Transient vs. External Capacitance, Vo = 1.0 V




Load transient peak voltage deviation vs. external capacitance. Step-change (5-15-5 A). Parallel coupling of capacitors with 470 μ F/10 m Ω , T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/ μ s

Load Transient vs. External Capacitance, Vo = 3.3 V




Load transient peak voltage deviation vs. external capacitance. Step-change (5-15-5 A). Parallel coupling of capacitors with 470 $\mu\text{F}/10$ m Ω , Tp1 = +25 °C, V1 = 12 V, V0 = 3.3 V, fsw = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Note: In the load transient graphs, the worst-case scenario (load step 15-5 A) has been considered

Output Load Transient Response, Default PID/NLR



output voltage response to load our step-change (5-15-5 A) at: $T_{P1} = +25 \,^{\circ}\text{C}$, $V_{I} = 12 \,\text{V}$, $V_{O} = 1.0 \,\text{V}$ di/dt = 2 A/µs, $f_{sw} = 320 \,\text{kHz}$, $C_{O} = 470 \,\mu\text{F}/10 \,\text{m}\Omega$

mV/div.).
Bottom trace: load current (5 A/div.).
Time scale: (0.1 ms/div.).

11


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017

Typical Characteristics Output Current Characteristic


BMR 463 0002, BMR 463 1002 BMR 463 0006, BMR 463 1006

Output Current Derating, Vo = 0.6 V




Output Current Derating, Vo = 1.0 V


© Flex




Output Current Derating, Vo = 1.8 V




Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 1.0 V



Current Limit Characteristics, Vo = 3.3 V



12


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017

Typical Characteristics Output Voltage


BMR 463 0002, BMR 463 1002 BMR 463 0006, BMR 463 1006

Output Ripple & Noise, Vo = 1.0 V




Output voltage ripple at: T_{P1} = +25 °C, Trace: output voltage (20 mV/div.). $V_1 = 12 \text{ V}, C_0 = 4.70 \mu\text{F}/10 \text{ m}\Omega$ Time scale: (2 µs/div.). $I_0 = 20 \text{ A}$

Output Ripple vs. Input Voltage




Output Ripple vs. External Capacitance



Output voltage ripple $V_{pk\text{-}pk}$ at: $T_{P1}=+25$ °C, $V_{I}=12$ V, $I_{O}=20$ A. Parallel coupling of capacitors with 470 $\mu F/10$ m $\Omega,$

Output Ripple & Noise, Vo = 3.3 V


© Flex



Output voltage ripple at: $T_{P1} = +25$ °C, Trace: output voltage (20 mV/div.). $V_1 = 12 \text{ V}, C_0 = 470 \,\mu\text{F}/10 \,\text{m}\Omega$ $I_0 = 20 A$


Time scale: (2 µs/div.).

Output Ripple vs. Frequency



Output voltage ripple $V_{pk\text{-}pk}$ at: T_{P1} = +25 °C, V_{I} = 12 V, C_{O} = 470 $\mu F/10$ m Ω , I_0 = 20 A. Default configuration except changed frequency.

Load regulation, Vo = 1.0 V



13

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Start-up and shut-down

BMR 463 0002, BMR 463 1002 BMR 463 0006, BMR 463 1006


Start-up by input source



Start-up enabled by connecting V_I at: T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V C_O = 470 µF/10 m Ω , I_O = 20 A

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (20 ms/div.).

Shut-down by input source




Shut-down enabled by disconnecting V_I at:

 T_{P1} = +25 °C, V_{I} = 12 V, V_{O} = 1.0 V C_{O} = 470 $\mu F/10$ m $\Omega,~I_{O}$ = 20 A

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).


Start-up by CTRL signal



Start-up by enabling CTRL signal at: $T_{P1}=+25~^{\circ}C,~V_{I}=12~V,~V_{O}=1.0~V$ $C_{O}=470~\mu F/10~m\Omega,~I_{O}=20~A$

Top trace: output voltage (0.5 V/div.). Bottom trace: CTRL signal (5 V/div.). Time scale: (20 ms/div.).

Shut-down by CTRL signal



Shut-down enabled by disconnecting V_{l} at:

 $T_{P1} = +25 \,^{\circ}\text{C}, \ V_{I} = 12 \,\text{V}, \ V_{O} = 1.0 \,\text{V}$ $C_{O} = 470 \,\mu\text{F}/10 \,\text{m}\Omega, \ I_{O} = 20 \,\text{A}$ Top trace: output voltage (0.5 V/div). Bottom trace: CTRL signal (5 V/div.). Time scale: (2 ms/div.).

© Flex

14 1/28701-BMR 463 Rev. A November 2017

| BMR463 series PoL Regulators |
|--|
| Input 4.5-14 V, Output up to 25 A / 82.5 W |

Electrical Specification

BMR 463 2002 (SIP)

 $T_{P1} = -30 \text{ to } +95 \text{ °C}, \ V_I = 4.5 \text{ to } 14 \text{ V}, \ V_I > V_O + 1.0 \text{ V}$ Typical values given at: $T_{P1} = +25 \text{ °C}, \ V_I = 12.0 \text{ V}, \text{ max } I_O, \text{ unless otherwise specified under Conditions.}$ Default configuration file, 190 10-CDA 102 0258/001. External $C_{IN} = 470 \ \mu\text{F}/10 \ \text{m}\Omega, \ C_{OUT} = 470 \ \mu\text{F}/10 \ \text{m}\Omega. \text{ See Operating Information section for selection of capacitor types.}$

Sense pins are connected to the output pins.

| Chara | acteristics | | Conditions | min | typ | max | Unit | |
|------------------|---|---------------------------|--|-------|--------|------|-------|--|
| Vı | Input voltage ris | se time | monotonic | | | 2.4 | V/ms | |
| | • | | | | | | | |
| | Output voltage | without pin strap | | | 1.2 | | V | |
| | | adjustment range | | 0.60 | | 3.3 | V | |
| | Output voltage a margining | adjustment including | See Note 17 | 0.54 | | 3.63 | V | |
| | Output voltage | set-point resolution | | | ±0.025 | | % FS | |
| | Output voltage | accuracy | Including line, load, temp. See Note 14 | -1 | | 1 | % | |
| ., | | • | Current sharing operation See Note 15 | -2 | | 2 | % | |
| Vo | Internal resistar | nce +S/-S to VOUT/GND | | | 4.7 | | Ω | |
| | | | V _O = 0.6 V | | 2 | | | |
| | Line regulation | | V _O = 1.0 V | | 2 | | mV | |
| | | | V _O = 1.8 V | | 3 | | | |
| | | | V _O = 3.3 V | | 3 | | | |
| | | | V _O = 0.6 V | | 3 | | | |
| | Load regulation | · lo = 0 - 100% | V _O = 1.0 V | | 2 | | mV | |
| | 2000.090.000 | , 10 0 10070 | V _O = 1.8 V | | 2 | | | |
| | | | V _O = 3.3 V | | 2 | | | |
| | Output ripple & noi: $C_0 = 470 \mu F$ (minim capacitance). See | noise | V _O = 0.6 V | | 20 | | | |
| Voac | | nimum external | V _O = 1.0 V | | 30 | | mVp-p | |
| Ouc | | | V _O = 1.8 V | | 40 | | _ ' ' | |
| | | | V _O = 3.3 V | | 60 | | | |
| | _ | | | | | | | |
| Io | Output current | | See Note 18 | 0.001 | | 20 | Α | |
| | | | V ₀ = 0.6 V | | 1.29 | | | |
| Is | Static input curr | ent at max Io | V _O = 1.0 V | | 1.97 | | Α | |
| .3 | Ciallo III pat can | on at max to | V _O = 1.8 V | | 3.34 | | | |
| | | | $V_0 = 3.3 \text{ V}$ | | 5.92 | | | |
| I _{lim} | Current limit thr | eshold | | 22 | | 30 | Α | |
| | | | V _O = 0.6 V | | 8 | | | |
| I _{sc} | Short circuit | RMS, hiccup mode, | V _O = 1.0 V | | 6 | | Α | |
| | current | See Note 3 | V _O = 1.8 V | | 5 | | | |
| | | | V _O = 3.3 V | | 4 | | | |
| | 1 | 1 | T., | | | | 1 | |
| | | | V _O = 0.6 V | | 83.5 | | 4 | |
| | | 50% of max I _O | V _O = 1.0 V | | 89.0 | | % | |
| | | | V _O = 1.8 V | | 92.7 | | 1 | |
| η | Efficiency | | V _O = 3.3 V | | 94.8 | | | |
| ' | | | V _O = 0.6 V | | 78.0 | | 4 | |
| | | max I _O | V _O = 1.0 V | | 85.3 | | % | |
| | | _ | V _O = 1.8 V | | 90.4 | | 1 | |
| | | | V _O = 3.3 V | | 93.5 | | | |
| | | | V _O = 0.6 V | | 3.40 | | 1 | |
| P_d | Power dissipation | on at max I ₀ | V _O = 1.0 V | | 3.45 | | W | |
| | · | • | V _O = 1.8 V | | 3.86 | | 1 | |
| | | | V _O = 3.3 V | | 4.62 | | | |
| | Input idling | Default configuration: | V _O = 0.6 V | | 0.56 | | 1 | |
| Pli | power | Continues Conduction | V _O = 1.0 V | | 0.57 | | W | |
| | (no load) | Mode, CCM | V _O = 1.8 V | | 0.69 | | | |
| 1 | | | V _O = 3.3 V | | 1.00 | | | |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A November 2017 © Flex

| Charac | Characteristics | | Conditions | min | typ | max | Unit |
|-------------------|-------------------------------------|-----------------------------|---|-----|-----|--------|------|
| P _{CTRL} | Input standby power | Turned off with CTRL-pin | Default configuration: Monitoring enabled, Precise timing enabled | | 180 | | mW |
| Ci | Internal input ca | pacitance | | | 70 | | μF |
| Co | Internal output of | apacitance | | | 200 | | μF |
| | Total external or | utput capacitance | See Note 9 | 300 | | 15 000 | μF |
| C _{OUT} | ESR range of ca (per single capa | | See Note 9 | 5 | | 30 | mΩ |

| | Load transient peak voltage D | Default configuration | V _O = 0.6 V | 75 | |
|------------------|---------------------------------|--|------------------------|-----|------|
| V _{tr1} | deviation (H to L) | di/dt = 2 A/ μ s C_0 = 470 μ F (minimum | V _O = 1.0 V | 80 | mV |
| V tr1 | Load step 25-75-25% of | external capacitance) see Note 12 | V _O = 1.8 V | 105 | IIIV |
| | max I ₀ | see Note 12 | V _O = 3.3 V | 120 | |
| | Load transient recovery time, | Default configuration | V _O = 0.6 V | 40 | |
| t _{tr1} | Note 5 | di/dt = 2 A/µs | V _O = 1.0 V | 50 | μs |
| Load step | d step external capacitance) | V _O = 1.8 V | 100 | μο | |
| | 25-75-25% of max I _o | | V _O = 3.3 V | 100 | |

| | Switching frequency | | | 320 | | kHz |
|----|--|-----------------------|---------|-----|----|-----|
| fs | Switching frequency range | PMBus configurable | 200-640 | | | kHz |
| | Switching frequency set-point accuracy | | -5 | | 5 | % |
| | Control Circuit PWM Duty Cycle | | 5 | | 95 | % |
| | Minimum Sync Pulse Width | | 150 | | | ns |
| | Input Clock Frequency Drift Tolerance | External clock source | -13 | | 13 | % |

| | UVLO threshold | | 3.85 | | V |
|---|-----------------------------|--------------------|--------------------------|-----|------|
| | UVLO threshold range | PMBus configurable | 3.85-14 | | V |
| Input Under Voltage | Set point accuracy | | -150 | 150 | mV |
| Lockout, | UVLO hysteresis | | 0.35 | | V |
| UVLO | UVLO hysteresis range | PMBus configurable | 0-10.15 | | V |
| | Delay | | | 2.5 | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | IOVP threshold | | 16 | | V |
| | IOVP threshold range | PMBus configurable | 4.2-16 | | V |
| Input Over Voltage Protection, IOVP | Set point accuracy | | -150 | 150 | mV |
| | IOVP hysteresis | | 1 | | V |
| | IOVP hysteresis range | PMBus configurable | 0-11.8 | | V |
| | Delay | | | 2.5 | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | PG threshold | | 90 | | % Vo |
| Power Good, PG, | PG hysteresis | | 5 | | % Vo |
| See Note 2 | PG delay | | 10 | | ms |
| | PG delay range | PMBus configurable | 0-500 | | S |
| | UVP threshold | | 85 | | % Vo |
| | UVP threshold range | PMBus configurable | 0-100 | | % Vo |
| | UVP hysteresis | | 5 | | % Vo |
| Output voltage Over/Under Voltage | OVP threshold | | 115 | | % Vo |
| Protection. | OVP threshold range | PMBus configurable | 100-115 | | % Vo |
| OVP/UVP | UVP/OVP response time | | 25 | | μS |
| | UVP/OVP response time range | PMBus configurable | 5-60 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

| Charact | teristics | | Conditions | min typ | max | Unit |
|-------------------|--------------------|---|---|------------------------------|------------|-----------------|
| | | OCP threshold | | 26 | | Α |
| Over Cu | ırrent | OCP threshold range | PMBus configurable | 0-26 | | Α |
| Protection | | Protection delay, | See Note 4 | 5 | | T _{sw} |
| OCP | | Protection delay range | PMBus configurable | 1-32 | | Tsw |
| | | Fault response | See Note 3 | Automatic restart, 70 r | ns | |
| | | OTP threshold | | 120 | | °C |
| Over Te | mperature | OTP threshold range | PMBus configurable | -40+120 | | °C |
| Protection | | OTP hysteresis | i Maa comigarabio | 15 | | °C |
| OTP at I | | OTP hysteresis range | PMBus configurable | 0-160 | | °C |
| See Not | e 8 | Fault response | See Note 3 | Automatic restart, 240 | | - |
| | | rault response | See Note 3 | Automatic restart, 240 | 1115 | |
| \/ | I Logio input lou | u throokald | Toyalo 040 044 001 004 1 | | 0.0 | ΙV |
| V _{IL} | Logic input lov | | SYNC, SA0, SA1, SCL, SDA, GCB, CTRL, VSET | 2 | 0.8 | V |
| V _{IH} | Logic input hig | | | 2 | 0.0 | |
| I _{IL} | Logic input lov | | CTRL | | 0.6 | mA |
| V _{OL} | Logic output lo | | <u> </u> | | 0.4 | V |
| V _{OH} | | igh signal level | SYNC, SCL, SDA, SALERT, | 2.25 | | V |
| l _{OL} | | ow sink current | GCB, PG | | 4 | mA |
| I _{OH} | | igh source current | | | 2 | mA |
| t _{set} | Setup time, Sf | | See Note 1 | 300 | | ns |
| t_{hold} | Hold time, SM | | See Note 1 | 250 | | ns |
| t_{free} | Bus free time, | | See Note 1 | 2 | | ms |
| C_p | Internal capac | itance on logic pins | | 10 | | pF |
| | | | | | | |
| Initializa | ation time | | See Note 10 | 35 | | ms |
| | | Delay duration | See Note 16 | 10 | | |
| | | Delay duration range | PMBus configurable | 2-500000 | | ms |
| | | | Default configuration: | | | |
| Output | \/altaga | | CTRL controlled | ±0.25 | | ms |
| Output Delay T | | | Precise timing enabled | | | |
| See No | | turn-on | PMBus controlled | | | |
| 000110 | | | Precise timing disabled | -0.25/+4 | | ms |
| | | | Current sharing operation | | | |
| | | Delay accuracy | | -0.25/+4 | | ms |
| | | turn-off | | | | |
| Output | Voltage | Ramp duration | | 10 | | ms |
| Ramp 1 | | Ramp duration range | PMBus configurable | 0-200 | | |
| See No | | Ramp time accuracy | | 100 | | μs |
| | | Tramp time decardey | Current sharing operation | 20 | | % |
| | | | | | | 1 |
| VTRK I | nput Bias Curren | t | V _{VTRK} = 5.5 V | 110 | 200 | μA |
| | | | 100% tracking, see Note 7 | -100 | 100 | mV |
| VTRK 1 | Fracking Ramp A | ccuracy (Vo - VVTRK) | Current sharing operation | | | |
| V 11(1() | racking ramp / | Codidoy (VO VVIKK) | 2 phases, 100% tracking | ±100 | | mV |
| | | | $V_0 = 1.0 \text{ V}, 10 \text{ ms ramp}$ | | | |
| | | | 100% Tracking | -1 | 1 | % |
| VTRK F | Regulation Accura | acy (V _O - V _{VTRK}) | Current sharing operation | -2 | 2 | % |
| | | | 100% Tracking | | | ,,, |
| | | | T2 | | | |
| | | een products in a current | Steady state operation | Max 2 x READ_IOUT monitoring | g accuracy | |
| sharing | <u> </u> | | Ramp-up | 2 | | Α |
| Numbe | r of products in a | current sharing group | | | 7 | |
| | | | | | | |
| | | READ_VIN vs V _I | | 3 | | % |
| | | READ_VOUT vs Vo | | 1 | | % |
| Monitor | ing accuracy | DEAD IOUTVAL | I _O =0-20 A, T _{P1} = 0 to +95 °C | .4.4 | - | ٨ |
| WIOTHLOI | ing accuracy | READ_IOUT vs I ₀ | $V_1 = 4.5-14 \text{ V}, V_0 = 1.0 \text{ V}$ | ±1.4 | | Α |
| | | READ_IOUT vs I _O | I _O =0-20 A, T _{P1} = 0 to +95 °C | ±2.6 | | Α |
| | | 1/540 1001 A9 10 | $V_1 = 4.5-14 \text{ V}, V_0 = 0.6-3.3 \text{ V}$ | ±2.0 | | ^ |
| | | | | | | |

November 2017

17

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

© Flex

1/28701-BMR 463 Rev. A

Note 1: See section I2C/SMBus Setup and Hold Times - Definitions.

Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V_O

Note 6: See section Soft-start Power Up.

Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth.

Note 8: See section Over Temperature Protection (OTP).

Note 9: See section External Capacitors.

Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors. Note 13: Time for reaching 100% of nominal Vout.

Note 13: Time for reaching 100% of nominal Yout.

Note 14: For Yout < 1.0 Y accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations.

Note 16: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details.

Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative.

Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

18

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex


Typical Characteristics Efficiency and Power Dissipation

BMR 463 2002 (SIP)


Efficiency vs. Output Current, $V_1 = 5 \text{ V}$




Power Dissipation vs. Output Current, $V_1 = 5 \text{ V}$




Efficiency vs. Output Current, V_I = 12 V




Power Dissipation vs. Output Current, V_I = 12 V



Efficiency vs. Output Current and Switching Frequency



Power Dissipation vs. Output Current and Switching frequency



N 1 0047

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A

© Flex


November 2017

19

Typical Characteristics Load Transient


BMR 463 2002 (SIP)

Load Transient vs. External Capacitance, Vo = 1.0 V




Load transient peak voltage deviation vs. external capacitance. Step-change (5-15-5 A). Parallel coupling of capacitors with 470 $\mu F/10$ m Ω , T $_{P1}$ = +25 °C, V $_{I}$ = 12 V, V $_{O}$ = 1.0 V, f $_{sw}$ = 320 kHz, di/dt = 2 A/ μs

Load Transient vs. External Capacitance, Vo = 3.3 V




Load transient peak voltage deviation vs. external capacitance. Step-change (5-15-5 A). Parallel coupling of capacitors with 470 $\mu\text{F}/10$ m Ω , T_{P1} = +25 °C, V_I = 12 V, V_O = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/µs

Load transient vs. Switch Frequency



Step-change (5-15-5 A). T_{P1} = +25 °C, V_{I} = 12 V, V_{O} = 1.0 V, C_{O} = 470 μ F/10 m Ω Output Load Transient Response, Default PID/NLR



Output voltage response to load current step-change (5-15-5 A) at: $T_{P1} = +25$ °C, $V_1 = 12$ V, $V_0 = 1.0$ V di/dt = 2 A/µs, $f_{sw} = 320$ kHz $C_0 = 470$ µF/10 m Ω

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

Note: In the load transient graphs, the worst-case scenario (load step 15-5 A) has been considered.

20


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017

© Flex


Typical Characteristics Output Current Characteristic

Output Current Derating, Vo = 0.6 V




Output Current Derating, Vo = 1.8 V

 $V_0 = 0.6 \text{ V}$, $V_1 = 12 \text{ V}$. See Thermal Consideration section.




Current Limit Characteristics, Vo = 1.0 V




BMR 463 2002 (SIP)


Output Current Derating, Vo = 1.0 V



Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 3.3 V



Output Voltage

Technical Specification

21

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

Typical Characteristics

© Flex


BMR 463 2002 (SIP)

Output Ripple & Noise, Vo = 1.0 V



Output voltage ripple at: T_{P1} = +25 °C, Trace: output voltage (10 mV/div.). $V_1 = 12 \text{ V}, C_0 = 470 \mu\text{F}/10 \text{ m}\Omega$ Time scale: (2 µs/div.).


 $I_0 = 20 \text{ A}$



 $V_1 = 12 \text{ V}, C_0 = 470 \mu\text{F}/10 \text{ m}\Omega$ $I_0 = 20 A$


Time scale: (2 µs/div.).

Output Ripple vs. Input Voltage



Output Ripple vs. Frequency


Output Ripple & Noise, Vo = 3.3 V




Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V_I = 12 V, C_O = 470 μ F/10 m Ω , Io = 20 A. Default configuration except changed frequency.

Output Ripple vs. External Capacitance

Parallel coupling of capacitors with 470 μF/10 mΩ,



Load regulation, Vo=1.0V



22

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Start-up and shut-down

BMR 463 2002 (SIP)


Start-up by input source



Start-up enabled by connecting V₁ at: $T_{P1} = +25 \,^{\circ}\text{C}, \, V_{I} = 12 \,^{\circ}\text{V}, \, V_{O} = 1.0 \,^{\circ}\text{V}$ $C_O = 470 \ \mu F/10 \ m\Omega, \ I_O = 20 \ A$

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (20 ms/div.).

Shut-down by input source




Shut-down enabled by disconnecting V_I at:

 $T_{P1} = +25 \, ^{\circ}\text{C}, \ V_{I} = 12 \, \text{V}, \ V_{O} = 1.0 \, \text{V}$ $C_0 = 470 \ \mu F/10 \ m\Omega$, $I_0 = 20 \ A$

Top trace: output voltage (0.5 V/div). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).


Start-up by CTRL signal



Start-up by enabling CTRL signal at: $T_{P1} = +25$ °C, $V_{I} = 12$ V, $V_{O} = 1.0$ V C_{O} = 470 $\mu F/10$ $m\Omega,~I_{O}$ = 20 A

Top trace: output voltage (0.5 V/div.). Bottom trace: CTRL signal (5 V/div.). Time scale: (20 ms/div.).

Shut-down by CTRL signal



Shut-down enabled by disconnecting V_ITop trace: output voltage (0.5 V/div). at:

Bottom trace: CTRL signal (5 V/div.).

at. T_{P1} = +25 °C, V_{I} = 12 V, V_{O} = 1.0 V C_{O} = 470 μF/10 mΩ, I_{O} = 20 A

Time scale: (2 ms/div.).

| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Electrical Specification

BMR 463 0008, BMR 463 1008, BMR 463 0009, BMR 463 1009

 $T_{P1} = -30 \text{ to } +95 \text{ °C}, \ V_I = 4.5 \text{ to } 14 \text{ V}, \ V_I > V_O + 1.0 \text{ V}$ Typical values given at: $T_{P1} = +25 \text{ °C}, \ V_I = 12.0 \text{ V}, \text{ max } I_O, \text{ unless otherwise specified under Conditions.}$ Default configuration file, 190 10-CDA 102 0495/001. External $C_{IN} = 470 \ \mu\text{F}/10 \ \text{m}\Omega, \ C_{OUT} = 470 \ \mu\text{F}/10 \ \text{m}\Omega.$ See Operating Information section for selection of capacitor types.

Sense pins are connected to the output pins.

| Chara | cteristics | | Conditions | min | typ | max | Unit |
|------------------|-------------------------------------|-----------------------------|--|-------|--------|------|-------|
| Vı | Input voltage ris | se time | monotonic | | | 2.4 | V/ms |
| | | | | | | | |
| | Output voltage | without pin strap | | | 1.2 | | V |
| | Output voltage | adjustment range | | 0.60 | | 3.3 | V |
| | Output voltage adjustment including | | See Note 17 | 0.54 | | 3.63 | V |
| | margining | | Occ Note 17 | 0.04 | | 0.00 | |
| | Output voltage | set-point resolution | | | ±0.025 | | % FS |
| | Output voltage | accuracy | Including line, load, temp. See Note 14 | -1 | | 1 | % |
| \ | | · | Current sharing operation See Note 15 | -2 | | 2 | % |
| Vo | Internal resistar | nce +S/-S to VOUT/GND | | | 47 | | Ω |
| | | | V _O = 0.6 V | | 2 | | |
| | Line regulation | | V _O = 1.0 V | | 2 | | mV |
| | | | V _O = 1.8 V | | 2 | | |
| | | | V _O = 3.3 V | | 3 | | |
| | | | V _O = 0.6 V | | 2 | | |
| | Load regulation | : I ₀ = 0 - 100% | V _O = 1.0 V | | 2 | | mV |
| | | , 10 | V _O = 1.8 V | | 2 | | |
| | | | V _O = 3.3 V | | 3 | | |
| | Output ripple & | noise | V _O = 0.6 V | | 20 | | |
| V_{Oac} | | inimum external | V _O = 1.0 V | | 30 | | mVp-p |
| | capacitance). S | ee Note 11 | V _O = 1.8 V | | 40 | | |
| | | | V _O = 3.3 V | | 60 | | |
| | 1 | | T | 1 | | | |
| lo | Output current | | See Note 18 | 0.001 | | 25 | Α |
| | | | V _O = 0.6 V | | 1.58 | | |
| Is | Static input curr | ent at max Io | V _O = 1.0 V | | 2.43 | | Α |
| -0 | | | V _O = 1.8 V | | 4.13 | | |
| | | | $V_0 = 3.3 \text{ V}$ | | 7.32 | | |
| l _{lim} | Current limit thr | eshold | | 27 | | 37.5 | Α |
| | | | V _O = 0.6 V | | 8 | | |
| I _{sc} | Short circuit | RMS, hiccup mode, | V _O = 1.0 V | | 6 | | Α |
| 00 | current | See Note 3 | V _O = 1.8 V | | 5 | | |
| | | | V _O = 3.3 V | | 4 | | |
| | | T | | 1 | | | |
| | | | V _O = 0.6 V | | 84.4 | | |
| | | 50% of max I _O | V _O = 1.0 V | | 89.4 | | % |
| | | | V _O = 1.8 V | | 93.1 | | |
| η | Efficiency | | V _O = 3.3 V | | 95.2 | | |
| ' | | | V _O = 0.6 V | | 79.2 | | |
| | | max I _O | V _O = 1.0 V | | 85.7 | | % |
| | | | V _O = 1.8 V | | 90.8 | | |
| | | | V _O = 3.3 V | | 93.9 | | |
| | | | V _O = 0.6 V | | 3.93 | | 1 |
| P_d | Power dissipation | on at max Io | V _O = 1.0 V | | 4.17 | | W |
| - | | - | V _O = 1.8 V | | 4.55 | | 1 |
| | | T | V _O = 3.3 V | | 5.34 | | |
| | Input idling | Default configuration: | V _O = 0.6 V | | 0.56 | | 1 |
| Pli | power | Continues Conduction | V _O = 1.0 V | | 0.57 | | W |
| | (no load) | | V _O = 1.8 V | | 0.67 | | 1 |
| | 1 | 1 | $V_0 = 3.3 \text{ V}$ | I | 0.92 | | 1 |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

| Charac | Characteristics | | Conditions | min | typ | max | Unit |
|-------------------|--|-----------------------------|---|-----|-----|--------|------|
| P _{CTRL} | Input standby power | Turned off with CTRL-pin | Default configuration: Monitoring enabled, Precise timing enabled | | 170 | | mW |
| Ci | Internal input capacitance | | | | 70 | | μF |
| Co | Internal output of | apacitance | | | 200 | | μF |
| | Total external or | utput capacitance | See Note 9 | 300 | | 15 000 | μF |
| C _{OUT} | ESR range of capacitors (per single capacitor) | | See Note 9 | 5 | | 30 | mΩ |

| peak voltage deviation | Load transient | Default configuration | V _O = 0.6 V | 95 | |
|------------------------|---------------------------|---|------------------------|-----|------|
| | , , | di/dt = 2 A/ μ s C_0 = 470 μ F (minimum | V _O = 1.0 V | 105 | mV |
| V tr1 | Load step 25-75-25% of | external capacitance) see Note 12 | V _O = 1.8 V | 115 | IIIV |
| | max I ₀ | See Note 12 | V _O = 3.3 V | 168 | |
| | Load transient | recovery time, Note 5 (H to L) Co = $470 \mu F$ (minimum external capacitance) $C_0 = 470 \mu F$ (minimum external capacitance) | V _O = 0.6 V | 74 | |
| t _{tr1} | Note 5 | | V _O = 1.0 V | 85 | μs |
| tr1 | Load step | | V _O = 1.8 V | 122 | μο |
| | | | V _O = 3.3 V | 140 | |

| | Switching frequency | | | 320 | kHz |
|----|--|-----------------------|---------|-----|-----|
| fs | Switching frequency range | PMBus configurable | 200-640 | | kHz |
| | Switching frequency set-point accuracy | | -5 | 5 | % |
| | Control Circuit PWM Duty Cycle | | 5 | 95 | % |
| | Minimum Sync Pulse Width | | 150 | | ns |
| | Input Clock Frequency Drift Tolerance | External clock source | -13 | 13 | % |

| | UVLO threshold | | 3.85 | | V |
|-----------------------------------|-----------------------------|--------------------|--------------------------|-----|------|
| | UVLO threshold range | PMBus configurable | 3.85-14 | | V |
| Input Under Voltage | Set point accuracy | | -150 | 150 | mV |
| Lockout, | UVLO hysteresis | | 0.35 | | V |
| UVLO | UVLO hysteresis range | PMBus configurable | 0-10.15 | | V |
| | Delay | | 2.5 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | IOVP threshold | | 16 | | V |
| | IOVP threshold range | PMBus configurable | 4.2-16 | | V |
| Input Over Voltage | Set point accuracy | | -150 | 150 | mV |
| Protection, | IOVP hysteresis | | 1 | | V |
| IOVP | IOVP hysteresis range | PMBus configurable | 0-11.8 | | V |
| | Delay | | 2.5 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | PG threshold | | 90 | | % Vo |
| Power Good, PG, | PG hysteresis | | 5 | | % Vo |
| See Note 2 | PG delay | See Note 19 | Direct after DLC | | |
| | PG delay range | PMBus configurable | 0-500 | | S |
| | UVP threshold | | 85 | | % Vo |
| | UVP threshold range | PMBus configurable | 0-100 | | % Vo |
| Outract codicate | UVP hysteresis | | 5 | | % Vo |
| Output voltage Over/Under Voltage | OVP threshold | | 115 | | % Vo |
| Protection. | OVP threshold range | PMBus configurable | 100-115 | | % Vo |
| OVP/UVP | UVP/OVP response time | | 25 | | μS |
| | UVP/OVP response time range | PMBus configurable | 5-60 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A November 2017 © Flex

| Charact | eristics | | Conditions | min | typ | max | Unit |
|---------------------|----------------------------|------------------------------------|--|---------------|---------------------|----------|-----------------|
| OCP threshold | | | | 32 | | Α | |
| Over Cu | ırrent | OCP threshold range | PMBus configurable | | 0-32 | | Α |
| Protection | | Protection delay, | See Note 4 | | 32 | | T _{sw} |
| OCP | OCP Protection delay range | | PMBus configurable | | 1-32 | | T _{sw} |
| | | Fault response | See Note 3 | Automa | atic restart, 70 ms | | |
| | | OTP threshold | | | 120 | | °C |
| | mperature | OTP threshold range | PMBus configurable | | -40+125 | | °C |
| Protection OTP at F | | OTP hysteresis | | | 25 | | °C |
| See Note | | OTP hysteresis range | PMBus configurable | | 0-165 | | °C |
| 000 1101 | | Fault response | See Note 3 | Automa | tic restart, 240 ms | 3 | |
| | | , | | | | | |
| V_{IL} | Logic input lov | w threshold | SYNC, SA0, SA1, SCL, SDA, | | | 0.8 | V |
| V _{IH} | Logic input hig | gh threshold | GCB, CTRL, VSET | 2 | | | V |
| I _{IL} | Logic input lov | v sink current | CTRL | | | 0.6 | mA |
| V _{OL} | Logic output lo | ow signal level | | | | 0.4 | V |
| V _{OH} | | igh signal level | SYNC, SCL, SDA, SALERT, | 2.25 | | | V |
| I _{OL} | | ow sink current | GCB, PG | | | 4 | mA |
| I _{OH} | Logic output h | igh source current | 7 1 | | | 2 | mA |
| t _{set} | Setup time, SI | | See Note 1 | 300 | | | ns |
| t _{hold} | Hold time, SM | Bus | See Note 1 | 250 | | | ns |
| t _{free} | Bus free time, | SMBus | See Note 1 | 2 | | | ms |
| Cp | Internal capac | citance on logic pins | | | 10 | | pF |
| | • | | | | | | |
| Initializa | ation time | | See Note 10 | | 40 | | ms |
| | | Delay duration | See Note 16 | | 10 | | |
| 0 | \ | Delay duration range | PMBus configurable | | 5-500000 | | ms |
| Output \ Delay T | ime | Delay accuracy turn-on | _ | | -0.25/+4 | | ms |
| See Not | ie o | Delay accuracy turn-off | | | -0.25/+4 | | ms |
| | | Ramp duration | | | 10 | | |
| Output \ | | Ramp duration range | PMBus configurable | | 0-200 | | ms |
| Ramp T | | | i iii 2 de eei iii gai deie | | 100 | | μs |
| See Not | te 13 | Ramp time accuracy | Current sharing operation | | 20 | | % |
| | | <u> </u> | camera areas grapes and | | | | |
| VTRK Ir | nput Bias Curren | ıt | V _{VTRK} = 5.5 V | | 110 | 200 | μA |
| | <u>'</u> | | 100% tracking, see Note 7 | -100 | | 100 | mV |
| VTRK T | racking Ramp A | accuracy (Vo - V _{VTRK}) | Current sharing operation 2 phases, 100% tracking V _O = 1.0 V, 10 ms ramp | | ±100 | | mV |
| | | | 100% Tracking | -1 | | 1 | % |
| VTRK R | Regulation Accura | acy (Vo - V _{VTRK}) | Current sharing operation 100% Tracking | -2 | | 2 | % |
| | | | · | | | | 1 |
| Current | difference between | een products in a current | Steady state operation | Max 2 x READ_ | IOUT monitoring | accuracy | |
| sharing | group | | Ramp-up | | 2 | | Α |
| Number | r of products in a | current sharing group | | | | 7 | |
| | | | · · · · · · · · · · · · · · · · · · · | | | | |
| | | READ_VIN vs V _I | | <u> </u> | 3 | | % |
| | | READ_VOUT vs Vo | | | 1 | | % |
| Monitori | ing accuracy | READ_IOUT vs Io | $I_O = 0.25 \text{ A}, T_{P1} = 0 \text{ to } +95 \text{ °C}$ $V_I = 4.5-14 \text{ V}, V_O = 1.0 \text{ V}$ | | ±1.7 | | А |
| | | | $I_0 = 0.25 \text{ A}, T_{P1} = 0 \text{ to } +95 ^{\circ}\text{C}$ | · | · | | 1 |

1/28701-BMR 463 Rev. A November 2017

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

© Flex

26

Note 1: See section I2C/SMBus Setup and Hold Times - Definitions.

Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V_O

Note 6: See section Soft-start Power Up.

Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth.

Note 8: See section Over Temperature Protection (OTP).

Note 9: See section External Capacitors.

Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors.

Note 13: Time for reaching 100% of nominal Vout.

Note 14: For Vout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations.

Note 16: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details.

Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative.

Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

Note 19: See sections Dynamic Loop Compensation and Power Good.

BMR 463 0008, BMR 463 1008

BMR 463 0009, BMR 463 1009

27


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017


© Flex

Typical Characteristics Efficiency and Power Dissipation


Efficiency vs. Output Current, $V_1 = 5 \text{ V}$




Power Dissipation vs. Output Current, $V_i = 5 \text{ V}$



Efficiency vs. Output Current, V_I = 12 V




Power Dissipation vs. Output Current, V_I = 12 V




Efficiency vs. Output Current and Switching Frequency

 $T_{P1}=+25~^{\circ}C,~V_{I}=12~V,~V_{O}=1.0~V,~C_{O}=470~\mu F/10~m\Omega.$ Default configuration except changed frequency



Power Dissipation vs. Output Current and Switching frequency



BMR 463 0008, BMR 463 1008

BMR 463 0009, BMR 463 1009

| BMR463 series PoL Regulators |
|--|
| Input 4.5-14 V, Output up to 25 A / 82.5 W |


1/28701-BMR 463 Rev. A

November 2017

© Flex


Typical Characteristics Load Transient

Load Transient vs. External Capacitance, Vo = 1.0 V




Load transient peak voltage deviation vs. external capacitance. Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 μ F/10 m Ω , T_{P1} = +25 °C, V_1 = 12 V, V_0 = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/ μ s

Load Transient vs. External Capacitance, Vo = 3.3 V




Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 μ F/10 m Ω , T_{P1} = +25 °C, V_1 = 12 V, V_0 = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/ μ s

Load transient vs. Switch Frequency



Step-change (6.25-18.75-6.25 A). $T_{P1} = +25 \,^{\circ}\text{C}$. $V_{I} = 12 \,\text{V}$, $V_{O} = 1.0 \,\text{V}$, $C_{O} = 470 \,\mu\text{F}/10 \,\text{m}\Omega$

Output Load Transient Response, Default Configuration



Output voltage response to load current Step-change (6.25-18.75-6.25 A) at: $T_{P1} = +25 \,^{\circ}\text{C}, \, V_{I} = 12 \, \text{V}, \, V_{O} = 1.0 \, \text{V}$ $di/dt = 2 A/\mu s$, $f_{sw} = 320 kHz$ $C_0 = 470 \, \mu F / 10 \, m\Omega$

Top trace: output voltage (200 Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

Note 1: For Universal PID, see section Dynamic Loop Compensation (DLC). Note 2: In the load transient graphs, the worst-case scenario (load step 18.75-6.25 A) has been considered


cification 29

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A Nov © Flex


Typical Characteristics Output Current Characteristic

BMR 463 0008, BMR 463 1008 BMR 463 0009, BMR 463 1009


Output Current Derating, Vo = 0.6 V




Output Current Derating, Vo = 1.0 V




Output Current Derating, Vo = 1.8 V




Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 1.0 V



Current Limit Characteristics, Vo = 3.3 V



30

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

© Flex

Output Ripple & Noise, Vo = 3.3 V

November 2017


Typical Characteristics Output Voltage

BMR 463 0008, BMR 463 1008 BMR 463 0009, BMR 463 1009

Trace: output voltage (20 mV/div.).

Time scale: (2 µs/div.).


Output Ripple & Noise, Vo = 1.0 V



 $V_{I}=~12~V,~C_{O}=470~\mu F/10~m\Omega$ Time scale: (2 µs/div.).

 $I_0 = 25 A$

Output Ripple vs. Input Voltage




Output Ripple vs. Frequency


Output voltage ripple at: $T_{P1} = +25 \, ^{\circ}C$,

 $V_{I}=~12~V,~C_{O}=470~\mu F/10~m\Omega$


 $I_0 = 25 \text{ A}$



Output Ripple vs. External Capacitance



Load regulation, Vo = 1.0 V



31

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Start-up and shut-down

BMR 463 0008, BMR 463 1008 BMR 463 0009, BMR 463 1009


Start-up by input source



Start-up enabled by connecting V_I at: T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V C_O = 470 μ F/10 m Ω , I_O = 25 A

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (20 ms/div.).

Shut-down by input source




Shut-down enabled by disconnecting

 T_{P1} = +25 °C, V_{I} = 12 V, V_{O} = 1.0 V C_{O} = 470 μ F/10 m Ω , I_{O} = 25 A

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).


Start-up by CTRL signal



Start-up by enabling CTRL signal at: $T_{P1} = +25$ °C, $V_{I} = 12$ V, $V_{O} = 1.0$ V $C_{O} = 470$ µF/10 m Ω , $I_{O} = 25$ A

Top trace: output voltage (0.5 V/div.). Bottom trace: CTRL signal (2 V/div.). Time scale: (20 ms/div.).

Shut-down by CTRL signal



Shut-down enabled by disconnecting $V_{\rm I}$ at:

V₁ at: $T_{P1} = +25$ °C, $V_1 = 12$ V, $V_0 = 1.0$ V $C_0 = 470$ μF/10 mΩ, $I_0 = 25$ A Top trace: output voltage (0.5 V/div). Bottom trace: CTRL signal (2 V/div.). Time scale: (2 ms/div.).

32

| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Electrical Specification

BMR 463 2008 (SIP)

 T_{P1} = -30 to +95 °C, V_{I} = 4.5 to 14 V, V_{I} > V_{O} + 1.0 V Typical values given at: T_{P1} = +25 °C, V_{I} = 12.0 V, max I_{O} , unless otherwise specified under Conditions. Default configuration file, 190 10-CDA 102 0497/001. External C_{IN} = 470 μF/10 mΩ, C_{OUT} = 470 μF/10 mΩ. See Operating Information section for selection of capacitor types.

Sense pins are connected to the output pins.

| Chara | acteristics | | Conditions | min | typ | max | Unit |
|------------------|---|---------------------------|--|-------|--------|------|----------|
| Vı | Input voltage ris | se time | monotonic | | | 2.4 | V/ms |
| | • | | | | | | |
| | Output voltage | without pin strap | | | 1.2 | | V |
| | Output voltage adjustment range | | | 0.60 | | 3.3 | V |
| | Output voltage margining | adjustment including | See Note 17 | 0.54 | | 3.63 | V |
| | | set-point resolution | | | ±0.025 | | % FS |
| | | - | Including line, load, temp. See Note 14 | -1 | | 1 | % |
| | Output voltage | accuracy | Current sharing operation See Note 15 | -2 | | 2 | % |
| Vo | Internal resistar | nce +S/-S to VOUT/GND | | | 47 | | Ω |
| | | | V _O = 0.6 V | | 2 | | |
| | Line regulation | | V _O = 1.0 V | | 2 | | m\/ |
| | Line regulation | | V _O = 1.8 V | | 2 | | - mV |
| | | | V ₀ = 3.3 V | | 3 | | |
| | | | V _O = 0.6 V | | 2 | | |
| | Load regulation | · I- = 0 100% | V _O = 1.0 V | | 2 | | mV |
| | Load regulation | , 10 = 0 - 100 /6 | V _O = 1.8 V | | 2 | | IIIV |
| | | | V _O = 3.3 V | | 3 | | |
| | Output double 0 | | V _O = 0.6 V | | 20 | | |
| V_{Oac} | Output ripple & | NOISE inimum external | V _O = 1.0 V | | 30 | | mVp-p |
| v Oac | $C_0 = 470 \mu\text{F}$ (minimum external capacitance). See Note 11 | | V _O = 1.8 V | | 40 | | шурр |
| | | | V _O = 3.3 V | | 60 | | |
| | | | | | | | |
| lo | Output current | | See Note 18 | 0.001 | | 25 | Α |
| | Static input current at max I _O | | V _O = 0.6 V | | 1.61 | | |
| Is | | | V _O = 1.0 V | | 2.46 | | Α |
| '5 | Ctatio input our | on at max to | V _O = 1.8 V | | 4.17 | | |
| | | | V ₀ = 3.3 V | | 7.35 | | |
| I _{lim} | Current limit thr | eshold | | 27 | | 37.5 | Α |
| | | | V _O = 0.6 V | | 8 | | |
| I _{sc} | Short circuit | RMS, hiccup mode, | V _O = 1.0 V | | 6 | | Α |
| •50 | current | See Note 3 | V _O = 1.8 V | | 5 | | |
| | | | V _O = 3.3 V | | 4 | | |
| | | | | | | | |
| | | | V _O = 0.6 V | | 83.6 | | |
| | | 50% of max I _O | V _O = 1.0 V | | 89.0 | | % |
| | | 0070 of max 10 | V _O = 1.8 V | | 92.8 | | ,,, |
| η | Efficiency | | V _O = 3.3 V | | 95.1 | | |
| ., | Lineidiley | | V _O = 0.6 V | | 77.4 | | _ |
| | | max I _O | V _O = 1.0 V | | 84.6 | | % |
| | | 1 | V _O = 1.8 V | | 90.0 | | |
| | | | V _O = 3.3 V | | 93.5 | | |
| | | | V _O = 0.6 V | | 4.37 | | |
| P_d | Power dissipati | on at max I _O | V _O = 1.0 V | | 4.54 | | W |
| " | | Ŭ | V _O = 1.8 V | | 5.01 | | |
| | | T | V _O = 3.3 V | | 5.77 | | |
| | Input idling | Default configuration: | V _O = 0.6 V | | 0.56 | | |
| Pli | power | Continues Conduction | V _O = 1.0 V | | 0.57 | | W |
| ı " | (no load) | Mode, CCM | V _O = 1.8 V | | 0.67 | | ↓ |
| ļ | (no load) Mode, CCM | | V _O = 3.3 V | | 0.92 | | 1 |

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

| Charac | Characteristics | | Conditions | min | typ | max | Unit |
|-------------------|--|-----------------------------|---|-----|-----|--------|------|
| P _{CTRL} | Input standby power | Turned off with CTRL-pin | Default configuration: Monitoring enabled, Precise timing enabled | | 170 | | mW |
| Ci | Internal input ca | pacitance | | | 70 | | μF |
| Co | Internal output of | apacitance | | | 200 | | μF |
| | Total external output capacitance | | See Note 9 | 300 | | 15 000 | μF |
| Соит | ESR range of capacitors (per single capacitor) | | See Note 9 | 5 | | 30 | mΩ |

| | Load transient peak voltage | Default configuration | V _O = 0.6 V | 115 | |
|------------------|------------------------------------|---|------------------------|-----|------|
| V _{tr1} | deviation | eviation $\frac{\text{di/dt} = 2 \text{ A/µs}}{\text{C}_{\text{O}} = 470 \text{ µF}}$ (minimum external capacitance) $\frac{\text{5-75-25\% of}}{\text{see Note 12}}$ | V _O = 1.0 V | 122 | mV |
| V tr1 | Load step | | V _O = 1.8 V | 143 | 1110 |
| | 25-75-25% 0f max I ₀ | | V _O = 3.3 V | 174 | |
| | Load transient | recovery time, Note 5 di/dt = $2 \text{ A/}\mu\text{s}$ (H to L) $C_0 = 470 \ \mu\text{F}$ (minimum external capacitance) $C_0 = 470 \ \mu\text{F}$ (minimum external capacitance) $C_0 = 470 \ \mu\text{F}$ (minimum external capacitance) $C_0 = 470 \ \mu\text{F}$ | V _O = 0.6 V | 60 | |
| t _{tr1} | Note 5 | | V _O = 1.0 V | 65 | μs |
| tr1 | Load step | | V _O = 1.8 V | 115 | μο |
| | 25-75-25% 0f max l ₀ | | V _O = 3.3 V | 130 | |

| | Switching frequency | | | 320 | | kHz |
|----|--|-----------------------|-----|---------|----|-----|
| fs | Switching frequency range | PMBus configurable | | 200-640 | | |
| | Switching frequency set-point accuracy | | -5 | | 5 | % |
| | Control Circuit PWM Duty Cycle | | 5 | | 95 | % |
| | Minimum Sync Pulse Width | | 150 | | | ns |
| | Input Clock Frequency Drift Tolerance | External clock source | -13 | | 13 | % |

| | UVLO threshold | | 3.85 | | V |
|-----------------------------------|-----------------------------|--------------------|--------------------------|-----------------|-----------------------------|
| | UVLO threshold range | PMBus configurable | 3.85-14 | | V |
| Input Under Voltage | Set point accuracy | | -150 | 150 | mV |
| Lockout, | UVLO hysteresis | | 0.35 | | V |
| UVLO | UVLO hysteresis range | PMBus configurable | 0-10.15 | | V |
| | Delay | | 2.5 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | IOVP threshold | | 16 | | V |
| | IOVP threshold range | PMBus configurable | 4.2-16 | | V |
| Input Over Voltage | Set point accuracy | | -150 | 150 | mV |
| Protection, | IOVP hysteresis | | 1 | | V |
| IOVP | IOVP hysteresis range | PMBus configurable | 0-11.8 | | V |
| | Delay | | 2.5 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |
| | PG threshold | | 90 | | % Vo |
| Power Good, PG, | PG hysteresis | | 5 | | % Vo |
| See Note 2 | PG delay | See Note 19 | Direct after DLC | irect after DLC | |
| | PG delay range | PMBus configurable | 0-500 | 0-500 | |
| | UVP threshold | | 85 | | ms s % V _O |
| | UVP threshold range | PMBus configurable | ıs configurable 0-100 | | % Vo |
| 0 | UVP hysteresis | | 5 | | % Vo |
| Output voltage Over/Under Voltage | OVP threshold | | 115 | 115 100-115 | |
| Protection, | OVP threshold range | PMBus configurable | 100-115 | | |
| OVP/UVP | UVP/OVP response time | | 25 | | μS |
| | UVP/OVP response time range | PMBus configurable | 5-60 | | μS |
| | Fault response | See Note 3 | Automatic restart, 70 ms | | |

±3.0

Α

1/28701-BMR 463 Rev. A

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

November 2017 © Flex

| Charac | cteristics | | Conditions | min | typ | max | Uni | |
|---|---------------------|---------------------------|--|--------------------------|---------------------|-----|-----------------|--|
| | | OCP threshold | | | 32 | | Α | |
| Over Current OCP threshold range Protection, Protection delay, | | OCP threshold range | PMBus configurable | | 0-32 | | Α | |
| | | • | See Note 4 | | 32 | | T _{sw} | |
| OCP | | Protection delay range | PMBus configurable | | 1-32 | | Tsw | |
| Fault response | | | See Note 3 | Automatic restart, 70 ms | | | | |
| | | OTP threshold | | 120 | | | °C | |
| Over Temperature Protection, OTP at P2 See Note 8 OTP threshold range OTP hysteresis OTP hysteresis range Fault response | | PMBus configurable | -40+125 | | | °C | | |
| | | OTP hysteresis | | | 25 | | °C | |
| | | OTP hysteresis range | PMBus configurable | 0-165 | | | °C | |
| | | Fault response | See Note 3 | Autom | atic restart, 240 m | S | | |
| | | | - | | | | | |
| V _{IL} | Logic input lov | w threshold | SYNC, SA0, SA1, SCL, SDA, | | | 0.8 | V | |
| V _{IH} | Logic input hig | | GCB, CTRL, VSET | 2 | | 0.0 | V | |
| I _{IL} | Logic input lov | | CTRL | | | 0.6 | mA | |
| V _{OL} | Logic output lo | | 02 | | | 0.4 | V | |
| V _{OH} | | nigh signal level | SYNC, SCL, SDA, SALERT, | 2.25 | | 0.1 | V | |
| OL | | ow sink current | GCB, PG | 2.20 | | 4 | m/ | |
| OH OH | | nigh source current | 1 | | | 2 | m/ | |
| set | Setup time, SI | • | See Note 1 | 300 | | | ns | |
| hold | Hold time, SM | | See Note 1 | 250 | | | ns | |
| free | Bus free time, | | See Note 1 | 2 | | | ms | |
| C _p | | citance on logic pins | GCC NOIC 1 | | 10 | | pF | |
| Фр | miornal dapad | manoo on logio pino | | | | | P. | |
| Initializ | zation time | | See Note 10 | | 40 | | ms | |
| IIIIIaiiz | Lation time | Delay duration | See Note 16 | | 10 | | IIIe | |
| Output Voltage Delay Time See Note 6 Delay duration range Delay accuracy turn-on Delay accuracy | | • | PMBus configurable | | 5-500000 | | ms | |
| | | | Fivibus coriligurable | | 3-300000 | | | |
| | | turn-on | | -0.25/+4 | | | | |
| | | Delay accuracy turn-off | | | -0.25/+4 | | ms | |
| | | Ramp duration | | | 10 | | | |
| | t Voltage | Ramp duration range | PMBus configurable | | 0-200 | | ms | |
| Ramp | | | - made comigations | | 100 | | μs | |
| See IV | ote 13 | Ramp time accuracy | Current sharing operation | | 20 | | % | |
| | | 1 | у средения | | | | , , , | |
| VTRK | Input Bias Curren | nt | V _{VTRK} = 5.5 V | | 110 | 200 | μΑ | |
| VITAL IIIput Bias Guiterit | | 100% tracking, see Note 7 | -100 | | 100 | m\ | | |
| VTRK Tracking Ramp Accuracy (V _O - V _{VTRK}) | | Current sharing operation | | | | | | |
| | 0 1 | , (, | 2 phases, 100% tracking | | ±100 | | m\ | |
| | | | V _O = 1.0 V, 10 ms ramp | 4 | | | 0/ | |
| VTRK Regulation Accuracy (Vo - V _{VTRK}) | | | 100% Tracking | -1 | | 1 | % | |
| | | | Current sharing operation 100% Tracking | -2 | | 2 | % | |
| | | | | | | | | |
| Current difference between products in a current sharing group | | Steady state operation | Max 2 x READ | _IOUT monitoring | accuracy | | | |
| | | Ramp-up | | 2 | | Α | | |
| Numbe | er of products in a | current sharing group | | | | 7 | | |
| | | DEAD VIN vo V | <u> </u> | | ე | | 0/ | |
| | | | | 3 | | % | | |
| | | KEAD_VOUT VS Vo | L 0.05 A T 0: 05:00 | | 1 | | % | |
| | | READ_IOUT vs Io | $I_O = 0-25 \text{ A}, T_{P1} = 0 \text{ to } +95 \text{ °C}$ $V_I = 4.5-14 \text{ V}, V_O = 1.0 \text{ V}$ | | ±1.7 | | А | |
| | | | | | | | | |

 $I_O = 0.25 \text{ A}, T_{P1} = 0 \text{ to } +95 \text{ °C}$ $V_I = 4.5 - 14 \text{ V}, V_O = 0.6 - 3.3 \text{ V}$

READ_IOUT vs Io

1/28701-BMR 463 Rev. A November 2017

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

© Flex

35

Note 1: See section I2C/SMBus Setup and Hold Times - Definitions.

Note 2: Monitorable over PMBus Interface.

Note 3: Automatic restart ~70 or 240 ms after fault if the fault is no longer present. Continuous restart attempts if the fault reappear after restart. See Operating Information and AN302 for other fault response options.

Note 4: T_{sw} is the switching period. Note 5: Within +/-3% of V_O

Note 6: See section Soft-start Power Up.

Note 7: Tracking functionality is designed to follow a VTRK signal with slew rate < 2.4 V/ms. For faster VTRK signals accuracy will depend on the regulator bandwidth.

Note 8: See section Over Temperature Protection (OTP).

Note 9: See section External Capacitors.

Note 10: See section Initialization Procedure.

Note 11: See graph Output Ripple vs External Capacitance and Operating information section Output Ripple and Noise.

Note 12: See graph Load Transient vs. External Capacitance and Operating information section External Capacitors. Note 13: Time for reaching 100% of nominal Vout.

Note 13: Time for reaching 100% of nominal Yout.

Note 14: For Yout < 1.0 V accuracy is +/-10 mV. For further deviations see section Output Voltage Adjust using PMBus.

Note 15: Accuracy here means deviation from ideal output voltage level given by configured droop and actual load. Includes line, load and temperature variations.

Note 16: For current sharing the Output Voltage Delay Time must be reconfigured to minimum 15 ms, see AN307 for details.

Note 17: For steady state operation above 1.05 x 3.3 V, please contact your local Flex sales representative.

Note 18: A minimum load current is not required if Low Power mode is used (monitoring disabled).

Note 19: See sections Dynamic Loop Compensation and Power Good.

36


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017


© Flex

Typical Characteristics Efficiency and Power Dissipation

Efficiency vs. Output Current, $V_1 = 5 \text{ V}$




Efficiency vs. Output Current, $V_1 = 12 \text{ V}$




Efficiency vs. Output Current and Switching Frequency

Default configuration except changed frequency




BMR 463 2008 (SIP)


Power Dissipation vs. Output Current, $V_1 = 5 \text{ V}$



Power Dissipation vs. Output Current, V_I = 12 V



Power Dissipation vs. Output Current and Switching frequency



N 1 0047

37

BMR463 series PoL Regulators


Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017

Typical Characteristics Load Transient

BMR 463 2008 (SIP)


Load Transient vs. External Capacitance, Vo = 1.0 V



Load transient peak voltage deviation vs. external capacitance. Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 $\mu F/10~m\Omega,$ $T_{P1}=+25~^{\circ}C.~V_{I}=12~V,~V_{O}=1.0~V,~f_{sw}=320~kHz,~di/dt=2~A/\mu s$


Load Transient vs. External Capacitance, Vo = 3.3 V

© Flex




Load transient peak voltage deviation vs. external capacitance. Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 $\mu F/10$ mΩ, T_{P1} = +25 °C. V_{I} = 12 V, V_{O} = 3.3 V, f_{sw} = 320 kHz, di/dt = 2 A/ μs

Load transient vs. Switch Frequency



Load transient peak voltage deviation vs. frequency. Step-change (6.25-18.75-6.25 A). T_{P1} = +25 °C. V_1 = 12 V, V_0 = 1.0 V, C_0 = 470 μ F/10 m Ω

Output Load Transient Response, Default Configuration



Output voltage response to load Step-change (6.25-18.75-6.25 A) at: T_{P1} = +25 °C, V| = 12 V, V_O = 1.0 V di/dt = 2 A/µs, f_{sw} = 320 kHz C_O = 470 µF/10 m Ω

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

Note 1: For Universal PID, see section Dynamic Loop Compensation (DLC). Note 2: In the load transient graphs, the worst-case scenario (load step 18.75-6.25 A) has been considered.

38


BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A

November 2017


© Flex

Typical Characteristics Output Current Characteristic


Output Current Derating, Vo = 0.6 V



Output Current Derating, Vo = 1.8 V




Current Limit Characteristics, Vo = 1.0 V




BMR 463 2008 (SIP)


Output Current Derating, Vo = 1.0 V



Output Current Derating, Vo = 3.3 V



Current Limit Characteristics, Vo = 3.3 V



39

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Output Voltage

BMR 463 2008 (SIP)


Output Ripple & Noise, Vo = 1.0 V




 $V_1 = 12 \text{ V}, C_0 = 470 \mu\text{F}/10 \text{ m}\Omega$ Time scale: (2 µs/div.).

lo = 25 A

Output Ripple vs. Input Voltage




Output Ripple vs. External Capacitance



Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V_I = 12 V. I_O = 25 A. Parallel coupling of capacitors with 470 $\mu F/10$ m Ω


Output Ripple & Noise, Vo = 3.3 V



 $V_1 = 12 \text{ V}, C_0 = 470 \mu\text{F}/10 \text{ m}\Omega$ $I_0 = 25 A$


Time scale: (2 µs/div.).

Output Ripple vs. Frequency



Output voltage ripple V_{pk-pk} at: T $_{P1}=+25$ °C, $V_I=12$ V, $C_O=470~\mu F/10~m\Omega,$ $I_O=25$ A. Default configuration except changed frequency.

Load regulation, Vo = 1.0 V



40

BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Typical Characteristics Start-up and shut-down

BMR 463 2008 (SIP)


Start-up by input source



Start-up enabled by connecting V₁ at: $T_{P1} = +25 \, ^{\circ}\text{C}, \, V_{I} = 12 \, \text{V}, \, V_{O} = 1.0 \, \text{V}$ $C_O = 470 \ \mu F/10 \ m\Omega$, $I_O = 25 \ A$

Top trace: output voltage (0.5 V/div.). Bottom trace: input voltage (5 V/div.). Time scale: (20 ms/div.).

Shut-down by input source




Shut-down enabled by disconnecting V_I at:

 $T_{P1} = +25 \, ^{\circ}\text{C}, \ V_{I} = 12 \, \text{V}, \ V_{O} = 1.0 \, \text{V}$ $C_0 = 470 \ \mu F/10 \ m\Omega$, $I_0 = 25 \ A$

Top trace: output voltage (0.5 V/div). Bottom trace: input voltage (5 V/div.). Time scale: (2 ms/div.).


Start-up by CTRL signal



Start-up by enabling CTRL signal at: $T_{P1} = +25$ °C, $V_{I} = 12$ V, $V_{O} = 1.0$ V C_{O} = 470 $\mu F/10$ $m\Omega,~I_{O}$ = 25 A

Top trace: output voltage (0.5 V/div.). Bottom trace: CTRL signal (2 V/div.). Time scale: (20 ms/div.).

Shut-down by CTRL signal



Shut-down enabled by disconnecting V₁Top trace: output voltage (0.5 V/div). at:

Bottom trace: CTRL signal (2 V/div.).

T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V C_O = 470 μ F/10 m Ω , I_O = 25 A

Time scale: (2 ms/div.).




| | <u> </u> | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |


EMC Specification

Conducted EMI measured according to test set-up below. The fundamental switching frequency is 320 kHz at V_1 = 12 V, max Io.

Conducted EMI Input terminal value (typical for default



EMI without filter for BMR 463 0008




Layout Recommendations

The radiated EMI performance of the product will depend on the PWB layout and ground layer design. It is also important to consider the stand-off of the product. If a ground layer is used, it should be connected to the output of the product and the equipment ground or chassis.

A ground layer will increase the stray capacitance in the PWB and improve the high frequency EMC performance.

Output Ripple and Noise

Output ripple and noise is measured according to figure below. A 50 mm conductor works as a small inductor forming together with the two capacitors as a damped filter.



Output ripple and noise test set-up.

Operating information

Power Management Overview

This product is equipped with a PMBus interface. The product incorporates a wide range of readable and configurable power management features that are simple to implement with a minimum of external components. Additionally, the product includes protection features that continuously safeguard the load from damage due to unexpected system faults. A fault is also shown as an alert on the SALERT pin. The following product parameters can continuously be monitored by a host: Input voltage, output voltage/current, and internal temperature. If the monitoring is not needed it can be disabled and the product enters a low power mode reducing the power consumption. The protection features are not affected.

The product is delivered with a default configuration suitable for a wide range operation in terms of input voltage, output voltage, and load. The configuration is stored in an internal Non-Volatile Memory (NVM). All power management functions can be reconfigured using the PMBus interface. Please contact your local Flex representative for design support of custom configurations or appropriate SW tools for design and download of your own configurations.

Input Voltage

The input voltage range, 4.5 - 14 V, makes the product easy to use in intermediate bus applications when powered by a non-regulated bus converter or a regulated bus converter. See Ordering Information for input voltage range.



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |


Input Under Voltage Lockout, UVLO

The product monitors the input voltage and will turn-on and turn-off at configured levels. The default turn-on input voltage level setting is 4.20 V, whereas the corresponding turn-off input voltage level is 3.85 V. Hence, the default hysteresis between turn-on and turn-off input voltage is 0.35 V. Once an input turn-off condition occurs, the device can respond in a number of ways as follows:

- Continue operating without interruption. The unit will
 continue to operate as long as the input voltage can be
 supported. If the input voltage continues to fall, there will
 come a point where the unit will cease to operate.
- Continue operating for a given delay period, followed by shutdown if the fault still exists. The device will remain in shutdown until instructed to restart.
- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.

The default response from a turn-off is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition. If the fault condition is no longer present, the product will be re-enabled. The turn-on and turn-off levels and response can be reconfigured using the PMBus interface.

Remote Control



The product is equipped with a remote control function, i.e., the CTRL pin. The remote control can be connected to either the primary negative input connection (GND) or an external voltage (Vext), which is a 3 - 5 V positive supply voltage in accordance to the SMBus Specification version 2.0.

The CTRL function allows the product to be turned on/off by an external device like a semiconductor or mechanical switch. By default the product will turn on when the CTRL pin is left open and turn off when the CTRL pin is applied to GND. The CTRL pin has an internal pull-up resistor. When the CTRL pin is left open, the voltage generated on the CTRL pin is max 5.5 V. If the device is to be synchronized to an external clock source, the clock frequency must be stable prior to asserting the CTRL pin.

The product can also be configured using the PMBus interface to be "Always on", or turn on/off can be performed with PMBus commands.

Input and Output Impedance

The impedance of both the input source and the load will interact with the impedance of the product. It is important that the input source has low characteristic impedance. The performance in some applications can be enhanced by addition of external capacitance as described under External Decoupling Capacitors. If the input voltage source contains

significant inductance, the addition a capacitor with low ESR at the input of the product will ensure stable operation.

External Capacitors

Input capacitors:

The input ripple RMS current in a buck converter is equal to

Eq. 1.
$$I_{inputRMS} = I_{load} \sqrt{D(1-D)}$$
,

where $I_{\it load}$ is the output load current and D is the duty cycle.

The maximum load ripple current becomes $I_{load}/2$. The ripple current is divided into three parts, i.e., currents in the input source, external input capacitor, and internal input capacitor. How the current is divided depends on the impedance of the input source, ESR and capacitance values in the capacitors. A minimum capacitance of 300 µF with low ESR is recommended. The ripple current rating of the capacitors must follow Eq. 1. For high-performance/transient applications or wherever the input source performance is degraded, additional low ESR ceramic type capacitors at the input is recommended. The additional input low ESR capacitance above the minimum level insures an optimized performance.

Output capacitors:

When powering loads with significant dynamic current requirements, the voltage regulation at the point of load can be improved by addition of decoupling capacitors at the load. The most effective technique is to locate low ESR ceramic and electrolytic capacitors as close to the load as possible, using several capacitors in parallel to lower the effective ESR. The ceramic capacitors will handle high-frequency dynamic load changes while the electrolytic capacitors are used to handle low frequency dynamic load changes. Ceramic capacitors will also reduce high frequency noise at the load.

It is equally important to use low resistance and low inductance PWB layouts and cabling.

External decoupling capacitors are a part of the control loop of the product and may affect the stability margins. Stable operation is guaranteed for the following total capacitance C_O in the output decoupling capacitor bank where

Eq. 2.
$$C_O = [C_{\min}, C_{\max}] = [300, 15000] \,\mu\text{F}.$$

The decoupling capacitor bank should consist of capacitors which has a capacitance value larger than $C \geq C_{\min}$ and has an ESR range of

Eq. 3.
$$ESR = [ESR_{min}, ESR_{max}] = [5, 30] \text{ m}\Omega$$

The control loop stability margins are limited by the minimum time constant $\tau_{\rm min}$ of the capacitors. Hence, the time constant of the capacitors should follow Eq. 4.

Eq. 4.
$$\tau \ge \tau_{\min} = C_{\min} ESR_{\min} = 1.5 \,\mu s$$

This relation can be used if your preferred capacitors have parameters outside the above stated ranges in Eq. 2 and Eq.3.



| | <u> </u> | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

• If the capacitors capacitance value is $C < C_{\min}$ one must use at least N capacitors where

$$N \ge \left\lceil \frac{C_{\min}}{C} \right\rceil$$
 and $\textit{ESR} \ge \textit{ESR}_{\min} \frac{C_{\min}}{C}$.

If the ESR value is ESR > ESR_{max} one must use at least N capacitors of that type where

$$N \ge \left\lceil \frac{ESR}{ESR_{\max}} \right\rceil$$
 and $C \ge \frac{C_{\min}}{N}$.

 If the ESR value is ESR < ESR_{min} the capacitance value should be

$$C \ge C_{\min} \frac{ESR_{\min}}{ESR}$$
.

For a total capacitance outside the above stated range or capacitors that do not follow the stated above requirements above a re-design of the control loop parameters will be necessary for robust dynamic operation and stability. See technical paper TP022 for further information.

Control Loop

The product uses a voltage-mode synchronous buck controller with a fixed frequency PWM scheme. Although the product uses a digital control loop, it operates much like a traditional analog PWM controller. As in the analog controller case, the control loop compares the output voltage to the desired voltage reference and compensation is added to keep the loop stable and fast. The resulting error signal is used to drive the PWM logic. Instead of using external resistors and capacitors required with traditional analog control loops, the product uses a digital Proportional-Integral-Derivative (PID) compensator in the control loop. The characteristics of the control loop is configured by setting PID compensation parameters. These PID settings can be reconfigured using the PMBus interface.

Control Loop Compensation Setting

The products without DLC are by default configured with a robust control loop compensation setting (PID setting) which allows for a wide range operation of input and output voltages and capacitive loads as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the control loop can be optimized for a robust and stable operation and with an improved load transient response. This optimization will minimize the amount of required output decoupling capacitors for a given load transient requirement yielding an optimized cost and minimized board space. The optimization together with load step simulations can be made using the Flex Power Designer software.

Dynamic Loop Compensation (DLC)

Only some of the products that this specification covers have this feature (see section Ordering Information).

The DLC feature might in some documents be referred to as "Auto Compensation" or "Auto Tuning" feature.

The DLC feature measures the characteristics of the power train and calculates the proper compensator PID coefficients. The default configuration is that once the output voltage ramp

up has completed, the DLC algorithm will begin and a new optimized compensator solution (PID setting) will be found and implemented. The DLC algorithm typically takes between 50 ms and 200 ms to complete.

By the PMBus command AUTO_COMP_CONFIG the user may select between several different modes of operation:

- Disable
- Autocomp once, will run DLC algorithm each time the output is enabled (default configuration)
- Autocomp every second will initiate a new DLC algorithm each 1 second
- Autocomp every minute will initiate a new DLC algorithm every minute.

The DLC can also be configured to run once only after the first ramp up (after input power have been applied) and to use that temporary stored PID settings in all subsequent ramps. If input power is cycled a new DLC algorithm will be performed after the first ramp up. The default setting is however to run the DLC algorithm after every ramp up.

The DLC algorithm can also be initiated manually by sending the AUTO_COMP_CONTROL command.

The DLC can also be configured with Auto Comp Gain Control. This scales the DLC results to allow a trade-off between transient response and steady-state duty cycle jitter. A setting of 100% will provide the fastest transient response while a setting of 10% will produce the lowest jitter. The default is 50%.

Changing DLC and PID Setting

Some caution must be considered while DLC is enabled and when it is changed from enabled or disabled.

When operating, the controller IC uses the settings loaded in its (volatile) RAM memory. When the input power is applied the RAM settings are retrieved from the pin-strap resistors and the two non-volatile memories (DEFAULT and USER). The sequence is described in the "Initialization Procedure" section.

When DLC is enabled:

When DLC is enabled, the normal sequence (after input power has been applied) that a value stored in the user non-volatile memory overwrites any previously loaded value does not apply for the PID setting (stored in the PID_TAPS register). The PID setting in the user non-volatile memory is ignored and a non-configurable default PID setting is loaded to RAM to act as a safe starting value for the DLC. Once the output has been enabled and the DLC algorithm has found a new optimized PID setting it will be loaded in RAM and used by the control loop.

When saving changes to the user non-volatile memory, all changes made to the content of RAM will be saved. This also includes the default PID setting (loaded to RAM to act as a safe starting value) or the PID setting changed by the DLC algorithm after enabling output. The result is that as long as DLC is enabled the PID setting in the user non-volatile memory is ignored, but it might accidentally get overwritten.

When changing DLC from disabled to enabled:

A non-configurable default PID setting is loaded to RAM to act as a safe starting value for the DLC (same as above).



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

When changing DLC from enabled to disabled:

When changing DLC from enabled to disabled, the PID setting in the user non-volatile memory will be loaded to RAM. Any new optimized PID setting in RAM will be lost, if not first stored to the user non-volatile memory.

When DLC is disabled:

When DLC is disabled and input power has been applied, the PID setting in the user non-volatile memory will be loaded to RAM and used in the control loop.

The original PID setting in the user non-volatile memory is quite slow and not recommended for optimal performance. If DLC is disabled it is recommended to either:

- 1. Use the DLC to find optimized PID setting.
- Use Flex Power Designer to find appropriate PID setting.
- 3. Use Universal PID as defined below.

The Universal PID setting (taps) is:

A = 4580.75, B = -8544.00, C = 3972.81

Write 0x7CF84DFE85807D8F26 to PID_TAPS register and write command STORE_USER_ALL

Note that if DLC is enabled, for best results V_1 must be stable before DLC algorithm begins.

Load Transient Response Optimization

The product incorporates a Non-Linear transient Response. NLR, loop that decreases the response time and the output voltage deviation during a load transient. The NLR results in a higher equivalent loop bandwidth than is possible using a traditional linear control loop. The product is pre-configured with appropriate NLR settings for robust and stable operation for a wide range of input voltage and a capacitive load range as defined in the section External Decoupling Capacitors. For an application with a specific input voltage, output voltage, and capacitive load, the NLR configuration can be optimized for a robust and stable operation and with an improved load transient response. This will also reduce the amount of output decoupling capacitors and yield a reduced cost. However, the NLR slightly reduces the efficiency. In order to obtain maximal energy efficiency the load transient requirement has to be met by the standard control loop compensation and the decoupling capacitors. The NLR settings can be reconfigured using the PMBus interface.


See application note AN306 for further information.

Remote Sense

The product has remote sense that can be used to compensate for voltage drops between the output and the point of load. The sense traces should be located close to the PWB ground layer to reduce noise susceptibility. Due to derating of internal output capacitance the voltage drop should be kept below $V_{\textit{DROPMAX}} = (5.5 - V_{\textit{O}})/2$. A large voltage drop will impact the electrical performance of the regulator. If the remote sense is not needed, +S should be connected to VOUT

and -S should be connected to GND.

Output Voltage Adjust using Pin-strap Resistor



Using an external Pin-strap resistor, R_{SET} , the output voltage can be set in the range 0.6 V to 3.3 V at 28 different levels shown in the table below. The resistor should be applied between the VSET pin and the PREF pin.

R_{SET} also sets the maximum output voltage, see section "Output Voltage Range Limitation". The resistor is sensed only during product start-up. Changing the resistor value during normal operation will not change the output voltage. The input voltage must be at least 1 V larger than the output voltage in order to deliver the correct output voltage. See Ordering Information for output voltage range.

The following table shows recommended resistor values for R_{SET}. Maximum 1% tolerance resistors are required.

| Vo [V] | R _{SET} [kΩ] | Vo [V] | R _{SET} [kΩ] |
|--------|-----------------------|--------|-----------------------|
| 0.60 | 10 | 1.50 | 46.4 |
| 0.65 | 11 | 1.60 | 51.1 |
| 0.70 | 12.1 | 1.70 | 56.2 |
| 0.75 | 13.3 | 1.80 | 61.9 |
| 0.80 | 14.7 | 1.90 | 68.1 |
| 0.85 | 16.2 | 2.00 | 75 |
| 0.90 | 17.8 | 2.10 | 82.5 |
| 0.95 | 19.6 | 2.20 | 90.9 |
| 1.00 | 21.5 | 2.30 | 100 |
| 1.05 | 23.7 | 2.50 | 110 |
| 1.10 | 26.1 | 3.00 | 121 |
| 1.15 | 28.7 | 3.30 | 133 |
| 1.20 | 31.6 | | |
| 1.25 | 34.8 | | |
| 1.30 | 38.3 | | |
| 1.40 | 42.2 | | |

The output voltage and the maximum output voltage can be pin strapped to three fixed values by connecting the VSET pin according to the table below.

| V ₀ [V] | VSET |
|--------------------|------------------------------|
| 0.60 | Shorted to PREF |
| 1.2 | Open "high impedance" |
| 2.5 | Logic High, GND as reference |



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Output Voltage Adjust using PMBus

The output voltage set by pin-strap can be overridden by configuration file or by using a PMBus command. See Electrical Specification for adjustment range.

When setting the output voltage by configuration file or by a PMBus command, the specified output voltage accuracy is valid only when the set output voltage level falls within the same bin range as the voltage level defined by the pin-strap resistor R_{SET} . The applicable bin ranges are defined in the table below. Valid accuracy for voltage levels outside the applicable bin range is two times the specified.

Example:

Nominal V_O is set to 1.10 V by R_{SET} = 26.1 k Ω . 1.10 V falls within the bin range 0.988-1.383 V, thus specified accuracy is valid when adjusting V_O within 0.988-1.383V.

| Vo bin ranges [V] |
|-------------------|
| 0.600 - 0.988 |
| 0.988 – 1.383 |
| 1.383 – 1.975 |
| 1.975 – 2.398 |
| 2.398 – 2.963 |
| 2.963 – 3.753 |

For parallel operation, see application notes AN307.

Output Voltage Range Limitation

The output voltage range that is possible to set by configuration or by the PMBus interface is limited by the pinstrap resistor R_{SET.} The maximum output voltage is set to 110% of the nominal output value defined by R_{SET,} $V_{O,MAX} = 1.1 \times V_{O,RSET}$. This protects the load from an over voltage due to an accidental wrong PMBus command.

Output Voltage Adjust Limitation using PMBus

In addition to the maximum output voltage limitation by the pinstrap resistor R_{SET} , there is also a limitation in how much the output voltage can be increased while the output is enabled. If output is disabled then R_{SET} resistor is the only limitation.

Example:

If the output is enabled with output voltage set to 1.0 V, then it is only possible to adjust/change the output voltage up to 1.7-V as long as the output is enabled.

| Vo setting when enabled [V] | Vo set range while enabled [V] |
|-----------------------------|--------------------------------|
| 0.000 - 0.988 | ~0.2 to >1.2 |
| 0.988 - 1.383 | ~0.2 to >1.7 |
| 1.383 – 1.975 | ~0.2 to >2.5 |
| 1.975 – 2.398 | ~0.2 to >2.97 |
| 2.398 - 2.963 | ~0.2 to >3.68 |
| 2.963 - 3.753 | ~0.2 to >4.65 |

Over Voltage Protection (OVP)

The product includes over voltage limiting circuitry for protection of the load. The default OVP limit is 15% above the nominal output voltage. If the output voltage exceeds the OVP limit, the product can respond in different ways:

- Initiate an immediate shutdown until the fault has been cleared. The user can select a specific number of retry attempts.
- 2. Turn off the high-side MOSFET and turn on the low-side MOSFET. The low-side MOSFET remains ON until the device attempts a restart, i.e. the output voltage is pulled to ground level (crowbar function).

The default response from an overvoltage fault is to immediately shut down as in 2. The device will continuously check for the presence of the fault condition, and when the fault condition no longer exists the device will be re-enabled. For continuous OVP when operating from an external clock for synchronization, the only allowed response is an immediate shutdown. The OVP limit and fault response can be reconfigured using the PMBus interface.

Under Voltage Protection (UVP)

The product includes output under voltage limiting circuitry for protection of the load. The default UVP limit is 15% below the nominal output voltage. The UVP limit can be reconfigured using the PMBus interface.

Power Good

The product provides a Power Good (PG) flag in the Status Word register that indicates the output voltage is within a specified tolerance of its target level and no fault condition exists. If specified in section Connections, the product also provides a PG signal output. The PG pin is active high and by default open-drain but may also be configured as push-pull via the PMBus interface.

By default, the PG signal will be asserted when the output reaches above 90% of the nominal voltage, and de-asserted when the output falls below 85% of the nominal voltage. These limits may be changed via the PMBus interface. A PG delay period is defined as the time from when all conditions within the product for asserting PG are met to when the PG signal is actually asserted. The default PG delay is set to 10 ms. This value can be reconfigured using the PMBus interface. For products with DLC the PG signal is by default asserted directly after the DLC operation have been completed. If DLC is disabled the configured PG delay will be used. This can be reconfigured using the PMBus interface.

Switching Frequency

The fundamental switching frequency is 320 kHz, which yields optimal power efficiency. The switching frequency can be set to any value between 200 kHz and 640 kHz using the PMBus interface. The switching frequency will change the efficiency/power dissipation, load transient response and output ripple. For optimal control loop performance in a product without DLC, the control loop must be re-optimized when changing the switching frequency.



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Synchronization

Synchronization is a feature that allows multiple products to be synchronized to a common frequency. Synchronized products powered from the same bus eliminate beat frequencies reflected back to the input supply, and also reduces EMI filtering requirements. Eliminating the slow beat frequencies (usually <10 kHz) allows the EMI filter to be designed to attenuate only the synchronization frequency. Synchronization can also be utilized for phase spreading, described in section Phase Spreading.

The products can be synchronized with an external oscillator or one product can be configured with the SYNC pin as a SYNC Output working as a master driving the synchronization. All others on the same synchronization bus must be configured with SYNC Input. Default configuration is using the internal clock, independently of signal at the SYNC pin. See application note AN309 for further information.

Phase Spreading

When multiple products share a common DC input supply, spreading of the switching clock phase between the products can be utilized. This dramatically reduces input capacitance requirements and efficiency losses, since the peak current drawn from the input supply is effectively spread out over the whole switch period. This requires that the products are synchronized. Up to 16 different phases can be used. The phase spreading of the product can be configured using the PMBus interface.

See application note AN309 for further information.

Parallel Operation (Current Sharing)

Paralleling multiple products can be used to increase the output current capability of a single power rail. By connecting the GCB pins of each device and configuring the devices as a current sharing rail, the units will share the current equally, enabling up to 100% utilization of the current capability for each device in the current sharing rail. The product uses a low-bandwidth, first-order digital current sharing by aligning the output voltage of the slave devices to deliver the same current as the master device. Artificial droop resistance is added to the output voltage path to control the slope of the load line curve, calibrating out the physical parasitic mismatches due to power train components and PWB layout. Up to 7 devices can be configured in a given current sharing group.

In order to avoid interference with other algorithms executing during parallel operation, the dead-time algorithm should be turned off and fixed dead-times be used.

See application note AN307 for further information.

Phase Adding and Shedding for Parallel Operation

During periods of light loading, it may be beneficial to disable one or more phases (modules) in order to eliminate the current drain and switching losses associated with those phases, resulting in higher efficiency. The product offers the ability to add and drop phases (modules) using a PMBus command in response to an observed load current change. All phases (modules) in a current share rail are considered active prior to the current sharing rail ramp to power-good. Phases can be

dropped after power-good is reached. Any member of the current sharing rail can be dropped. If the reference module is dropped, the remaining active module with the lowest member position will become the new reference. Additionally, any change to the number of members of a current sharing rail will precipitate autonomous phase distribution within the rail where all active phases realign their phase position based on their order within the number of active members. If the members of a current sharing rail are forced to shut down due to an observed fault, all members of the rail will attempt to re-start simultaneously after the fault has cleared.

See application note AN307 for further information.

Efficiency Optimized Dead Time Control

The product utilizes a closed loop algorithm to optimize the dead-time applied between the gate drive signals for the switch and synch FETs. The algorithm constantly adjusts the deadtime non-overlap to minimize the duty cycle, thus maximizing efficiency. This algorithm will null out deadtime differences due to component variation, temperature and loading effects. The algorithm can be configured via the PMBus interface.

Over Current Protection (OCP)

The product includes current limiting circuitry for protection at continuous overload. The following OCP response options are available:

- 1. Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts.
- Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

The default response from an over current fault is an immediate shutdown of the device. The device will continuously check for the presence of the fault condition, and if the fault condition no longer exists the device will be reenabled. The load distribution should be designed for the maximum output short circuit current specified. The OCP limit and response of the product can be reconfigured using the PMBus interface.

Initialization Procedure

The product follows a specific internal initialization procedure after power is applied to the VIN pin:

- Status of the address and output voltage pin-strap pins are checked and values associated with the pin settings are loaded to RAM.
- Values stored in the Flex default non-volatile memory are loaded to RAM. This overwrites any previously loaded



| | - | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

values.

3. Values stored in the user non-volatile memory are loaded to RAM. This overwrites any previously loaded values.

Once the initialization process is completed, the product is ready to be enabled using the CTRL pin. The product is also ready to accept commands via the PMBus interface, which will overwrite any values loaded during the initialization procedure.

Soft-start Power Up

The soft-start control introduces a time-delay before allowing the output voltage to rise. Once the initialization time has passed the device will wait for the configured delay period prior to starting to ramp its output. After the delay period has expired, the output will begin to ramp towards its target voltage according to the configured soft-start ramp time.

The default settings for the soft-start delay period and the soft-start ramp time is 10 ms. Hence, power-up is completed within 20 ms in default configuration using remote control. When the soft-start delay time is set to 0 ms, the module will begin its ramp-up after the internal circuitry has initialized (approximately 2 ms). It is generally recommended to set the soft-start ramp-up time to a value greater than 500 µs to prevent inadvertent fault conditions due to excessive inrush current. The acctual minimum ramp-up time will however normally be limited by the control loop settings and ramp-up times of internal interface voltages in the controller circuit to approximatley 2 ms. The soft-start power up of the product can be reconfigured using the PMBus interface.




Illustration of Power Up Procedure.

Output Voltage Sequencing

A group of products may be configured to power up in a predetermined sequence. This feature is especially useful when powering advanced processors, FPGAs, and ASICs that require one supply to reach its operating voltage prior to another. Multi-product sequencing can be achieved by configuring the start delay and rise time of each device through the PMBus interface and by using the CTRL start signal. See application note AN310 for further information.




Illustration of Output Voltage Sequencing.

Voltage Tracking

The product integrates a lossless tracking scheme that allows its output to track a voltage that is applied to the VTRK pin with no external components required. During ramp-up, the output voltage follows the VTRK voltage until the preset output voltage level is met. The product offers two modes of tracking as follows:

 Coincident. This mode configures the product to ramp its output voltage at the same rate as the voltage applied to the VTRK pin.




Illustration of Coincident Voltage Tracking.



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Ratiometric. This mode configures the product to ramp its output voltage at a rate that is a percentage of the voltage applied to the VTRK pin. The default setting is 50%, but a different tracking ratio may be set by an external resistive voltage divider or through the PMBus interface.




Illustration of Ratiometric Voltage Tracking

The master device in a tracking group is defined as the device that has the highest target output voltage within the group. This master device will control the ramp rate of all tracking devices and is not configured for tracking mode. All of the CTRL pins in the tracking group must be connected and driven by a single logic source. It should be noted that current sharing groups that are also configured to track another voltage do not offer pre-bias protection; a minimum load should therefore be enforced to avoid the output voltage from being held up by an outside force.

See application note AN310 for further information.

Voltage Margining Up/Down

The product can adjust its output higher or lower than its nominal voltage setting in order to determine whether the load device is capable of operating over its specified supply voltage range. This provides a convenient method for dynamically testing the operation of the load circuit over its supply margin or range. It can also be used to verify the function of supply voltage supervisors. Margin limits of the nominal output voltage ±5% are default, but the margin limits can be reconfigured using the PMBus interface.

Pre-Bias Startup Capability

Pre-bias startup often occurs in complex digital systems when current from another power source is fed back through a dual-supply logic component, such as FPGAs or ASICs. The BMR463 product family incorporates synchronous rectifiers, but will not sink current during startup, or turn off, or whenever a fault shuts down the product in a pre-bias condition. Pre-bias protection is not offered for current sharing groups that also have voltage tracking enabled.

Group Communication Bus

The Group Communication Bus, GCB, is used to communicate between products. This dedicated bus provides the communication channel between devices for features such as sequencing, fault spreading, and current sharing. The GCB solves the PMBus data rate limitation. The GCB pin on all devices in an application should be connected together. A pull-up resistor is required on the common GCB in order to quarantee the rise time as follows:

Eq. 5.
$$\tau = R_{GCB} C_{GCB} \le 1 \,\mu\,\mathrm{s}$$
 ,

where $R_{\it GCB}$ is the pull up resistor value and $C_{\it GCB}$ is the bus loading. The pull-up resistor should be tied to an external supply voltage in range from 3.3 to 5 V, which should be present prior to or during power-up.

If exploring untested compensation or deadtime configurations, it is recommended that 27 Ω series resistors are placed between the GCB pin of each product and the common GCB connection. This will avoid propagation of faults between products potentially caused by hazardous configuration settings. When the configurations of the products are settled the series resistors can be removed.

The GCB is an internal bus, such that it is only connected across the modules and not the PMBus system host. GCB addresses are assigned on a rail level, i.e. modules within the same current sharing group share the same GCB address. Addressing rails across the GCB is done with a 5 bit GCB ID, yielding a theoretical total of 32 rails that can be shared with a single GCB bus. See application note AN307 for further information.

Fault spreading

The product can be configured to broadcast a fault event over the GCB bus to the other devices in the group. When a non-destructive fault occurs and the device is configured to shut down on a fault, the device will shut down and broadcast the fault event over the GCB bus. The other devices on the GCB bus will shut down together if configured to do so, and will attempt to re-start in their prescribed order if configured to do so.

Over Temperature Protection (OTP)

The products are protected from thermal overload by an internal over temperature shutdown function in the controller circuit N1, located at position P2 (see section Thermal Consideration). Some of the products that this specification covers use the temperature at position P2 (T_{P2}) as a reference for specified OTP threshold and some use position P1 (T_{P1}) as a reference for specified OTP threshold. See the Over Temperature Protection section in the electrical specification for each product.

Products with P1 as reference for OTP:

When T_{P1} as defined in thermal consideration section exceeds approximately 120 °C the product will shut down. The specified OTP threshold and hysteresis are valid for worst case operation regarding cooling conditions, input voltage and output voltage. The actually configured default value in the



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

controller circuit in position P2 is 110 °C, but at worst case operation the temperature is approximately 10 °C higher at position P1. At light load the temperature is approximately the same in position P1 and P2. This means the OTP threshold and hysteresis will be lower at light load conditions when P1 is used as reference for OTP.

Products with P2 as reference OTP:

When T_{P2} as defined in thermal consideration section exceeds 120 °C the product will shut down. For products with P2 as a reference for specified OTP threshold the configured default value in the controller circuit in position P2 is 120 °C.

The OTP threshold, hysteresis, and fault response of the product can be reconfigured using the PMBus interface. The fault response can be configured as follows:

- Initiate a shutdown and attempt to restart an infinite number of times with a preset delay period between attempts (default configuration).
- 2. Initiate a shutdown and attempt to restart a preset number of times with a preset delay period between attempts.
- Continue operating for a given delay period, followed by shutdown if the fault still exists.
- 4. Continue operating through the fault (this could result in permanent damage to the power supply).
- 5. Initiate an immediate shutdown.

Optimization examples

This product is designed with a digital control circuit. The control circuit uses a configuration file which determines the functionality and performance of the product. It is possible to change the configuration file to optimize certain performance characteristics. In the table below is a schematic view on how to change different configuration parameters in order to achieve an optimization towards a wanted performance.

| 1 | Increase |
|---------------|-----------|
| \rightarrow | No change |
| Ţ | Decrease |

| Config. parameters | Switching frequency | Control loop bandwidth | NLR threshold | Diode emulation (DCM) | Min. pulse |
|--|---------------------|------------------------------|------------------|-----------------------------|-------------------------|
| Optimized performance | | | | | |
| Maximize efficiency | \downarrow | \rightarrow | ↑ | Enable | Disable |
| Minimize ripple ampl. | 1 | \rightarrow | 1 | Enable or disable | Enable or disable |
| Improve load transient response | 1 | ↑ | → | Disable | Disable |
| Minimize idle power loss | \ | ↑ | \rightarrow | Enable | Enable |

Note 1: The following table, graphs and waveforms are only examples and valid for BMR 463 0008 and BMR 463 1008.

Note 2: In the following table and graphs, the worst-case scenario (load step 18.75-6.25 A) has been considered for load transient.


| | • | | , | | |
|---------------------------------------|---------------------------------|--|---|------|------|
| | | Default | $V_{O} = 0.6 V$ | 0.56 | |
| | | configuration: Continues | V _O = 1.0 V | 0.57 | W |
| | | Conduction | V _O = 1.8 V | 0.67 | VV |
| | | Mode, CCM | V _O = 3.3 V | 0.92 | |
| | | DCM, | V _O = 0.6 V | 0.20 | |
| | Input idling | Discontinues Conduction | V _O = 1.0 V | 0.20 | |
| P _{li} | power (no load) | Mode | V _O = 1.8 V | 0.20 | W |
| | (| (diode emulation) | V _O = 3.3 V | 0.20 | |
| | | DCM with | V _O = 0.6 V | 0.32 | |
| | | Minimum | V _O = 1.0 V | 0.33 | W |
| | | Pulse | V _O = 1.8 V | 0.35 | VV |
| | | Enabled | V _O = 3.3 V | 0.43 | |
| | | | Default configuration: Monitoring enabled | 170 | mW |
| P _{CTRL} Input standby power | standby | Turned off with CTRL-pin | Pulse monitor mode: Monitoring disabled | 108 | mW |
| | | | Low power mode: Monitoring disabled | 84 | mW |
| | | Default | V _O = 0.6 V | 95 | |
| | Load transient | configuration | V _O = 1.0 V | 105 | mV |
| | peak | di/dt = 2 A/µs | V _O = 1.8 V | 115 | IIIV |
| ., | voltage | $C_0 = 470 \ \mu F$ | V _O = 3.3 V | 168 | |
| V_{tr1} | deviation | DLC and | V _O = 0.6 V | 63 | |
| | Load step | Optimized NLR | V _O = 1.0 V | 71 | |
| | 25-75-25% of max I ₀ | configuration | V _O = 1.8 V | 79 | mV |
| | or max to | di/dt = 2 A/ μ s C _O = 470 μ F | V _O = 3.3 V | 108 | |
| | | Default | V _O = 0.6 V | 74 | |
| | Load | configuration | V _O = 1.0 V | 85 | |
| transient | di/dt = 2 A/µs | V _O = 1.8 V | 122 | | |
| | recovery time | C ₀ =470 μF | V _O = 3.3 V | 140 | |
| t _{tr1} | | DLC and | V _O = 0.6 V | 40 | μs |
| | Load step 25-75-25% | Optimized NLR | V _O = 1.0 V | 40 | |
| | of max I _o | configuration | V _O = 1.8 V | 50 | |
| | | di/dt = 2 A/ μ s C _O = 470 μ F | V _O = 3.3 V | 50 | |



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W


1/28701-BMR 463 Rev. A November 2017 © Flex

Efficiency vs. Output Current and Switching frequency




Efficiency vs. load current and switching frequency at T_{P1} = +25 °C, V_1 = 12 V, V_0 = 1.0 V, C_0 = 470 μ F/10 m Ω Default configuration except changed frequency

Load transient vs. Switching frequency




Load transient peak voltage deviation vs. frequency. Step-change (6.25-18.75-6.25 A). TP1 = +25 °C, V_1 = 12 V, V_0 = 1.0 V, C_0 = 470 μ F/10 m Ω

Power Dissipation vs. Output Current and Switching frequency




Dissipated power vs. load current and switching frequency at T_{P1} = +25 °C, V_{I} = 12 V, V_{O} = 1.0 V, C_{O} = 470 $\mu F/10$ m Ω Default configuration except changed frequency

Load Transient vs. Decoupling Capacitance, Vo = 1.0 V




Load transient peak voltage deviation vs. decoupling capacitance. Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 μ F/10 m Ω , T_{P1} = +25 °C. V_I = 12 V, V_O = 1.0 V, f_{sw} = 320 kHz, di/dt = 2 A/ μ s

Output Ripple vs. Switching frequency



Output voltage ripple V_{pk-pk} at: T_{P1} = +25 °C, V_1 = 12 V, C_O = 470 μ F/10 m Ω , I_O = 25 A resistive load. Default configuration except changed frequency.

Load Transient vs. Decoupling Capacitance, Vo = 3.3 V



Load transient peak voltage deviation vs. decoupling capacitance. Step (6.25-18.75-6.25 A). Parallel coupling of capacitors with 470 $\mu F/10$ m Ω , T $_{P1}$ = +25 °C. V $_{I}$ = 12 V, V $_{O}$ = 3.3 V, f $_{sw}$ = 320 kHz, di/dt = 2 A/ μs

mΩ DLC and optimized NLR

51

| BMR463 series PoL Regulators |
|--|
| Input 4.5-14 V, Output up to 25 A / 82.5 W |

1/28701-BMR 463 Rev. A November 2017 © Flex

Output Load Transient Response, Default Configuration




Output voltage response to load current step-change (6.25-18.75-6.25 A) at: $T_{P1} = +25~^{\circ}C,~V_1 = 12~V,~V_0 = 1.0~V$ di/dt=2 A/µs, f_{sw} = 320 kHz, C₀ = 470 µF/10

m Ω Default configuration (DLC and default NLR)

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

Output Load Transient Response, DLC and No NLR



Output voltage response to load current stepchange (6.25-18.75-6.25 A) at: T_{P1} = +25 °C, V_I = 12 V, V_O = 1.0 V di/dt=2 A/ μ s, f_{sw} = 320 kHz, C_O = 470 μ F/10 mΩ

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).

Output Load Transient Response, DLC and Optimized NLR



Output voltage response to load current step-change (6.25-18.75-6.25 A) at: $T_{P1} = +25~^{\circ}C,~V_1 = 12~V,~V_0 = 1.0~V$ di/dt=2 A/µs, f $_{sw} = 320~\text{kHz},~C_0 = 470~\mu\text{F}/10$

Top trace: output voltage (200 mV/div.). Bottom trace: load current (5 A/div.). Time scale: (0.1 ms/div.).



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

| 1/28701-BMR 463 Rev. | A November 2017 |
|----------------------|-----------------|
| © Flex | |

Thermal Consideration

General

The product is designed to operate in different thermal environments and sufficient cooling must be provided to ensure reliable operation.

Cooling is achieved mainly by conduction, from the pins to the host board, and convection, which is dependent on the airflow across the product. Increased airflow enhances the cooling of the product.

The Output Current Derating graph found in the Output section for each model provides the available output current vs. ambient air temperature and air velocity at specified V₁.

The product is tested on a 254 x 254 mm, 35 μ m (1 oz), test board mounted vertically in a wind tunnel with a cross-section of 608 x 203 mm. The test board has 8 layers.

Proper cooling of the product can be verified by measuring the temperature at positions P1 and P2. The temperature at these positions should not exceed the max values provided in the table below.

Note that the max value is the absolute maximum rating (non destruction) and that the electrical Output data is guaranteed up to T_{P1} +95 °C.


See Design Note 019 for further information.

Definition of product operating temperature

The product operating temperatures are used to monitor the temperature of the product, and proper thermal conditions can be verified by measuring the temperature at positions P1 and P2. The temperature at these positions (T_{P1} , T_{P2}) should not exceed the maximum temperatures in the table below. The number of measurement points may vary with different thermal design and topology. Temperatures above maximum T_{P1} , measured at the reference point P1 are not allowed and may cause permanent damage. It should also be noted that depending on setting of the over temperature protection (OTP) and operating conditions, the product may shut down before the maximum allowed temperature at T_{P1} is reached.


| Position | Description | Max Temp. |
|----------|-------------------------------|---------------------|
| P1 | Reference point, L1, inductor | 125 °C [*] |
| P2 | N1, control circuit | 125 °C [*] |

^{*} A guard band of 5 °C is applied to the maximum recorded component temperatures when calculating output current derating curves.



Temperature positions and air flow direction.

SIP version



Temperature positions and air flow direction.


Definition of reference temperature T_{P1}

The reference temperature is used to monitor the temperature limits of the product. Temperature above maximum T_{P1} , measured at the reference point P1 is not allowed and may cause degradation or permanent damage to the product. T_{P1} is also used to define the temperature range for normal operating conditions. T_{P1} is defined by the design and used to guarantee safety margins, proper operation and high reliability of the product.




| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Connections (Lay Down version)



Pin layout, top view (component placement for illustration only).

Connections (SIP version)



Pin layout, bottom view (component placement for illustration only).

| Pin | Designation | Function |
|-----|-------------|---|
| 1A | VIN | Input Voltage |
| 2A | GND | Power Ground |
| ЗА | VOUT | Output Voltage |
| 4A | VTRK or PG* | Voltage Tracking input or Power Good |
| 4B | PREF | Pin-strap reference |
| 5A | +S | Positive sense |
| 5B | -S | Negative sense |
| 6A | SA0 | PMBus address pin-strap |
| 6B | GCB | Group Communication Bus |
| 7A | SCL | PMBus Clock |
| 7B | SDA | PMBus Data |
| 8A | VSET | Output voltage pin-strap |
| 8B | SYNC | Synchronization I/O |
| 9A | SALERT | PMBus Alert |
| 9B | CTRL | Remote Control |

| BMR 463 0002. | BMR 463 | 1002. | BMR | 463 000 | 8. BMR | 463 | 1008: |
|----------------------------|---------|-------|-----|---------|--------|-----|-------|
| $Pin \Delta \Delta = VTRK$ | | , | | | -, | | |

BMR 463 0006, BMR 463 1006, BMR 463 0009, BMR 463 1009: Pin 4A = PG pin.

For these products the PG pin is internally tied to the VTRK input of the products' controller. Typically the VTRK input bias current will be equivalent to a 50 k Ω pull-down resistor. This should be considered when choosing pull-up resistor for the PG signal.

| Pin | Designation | Function |
|-----|-------------|---------------------------|
| 1A | VIN | Input Voltage |
| 2A | GND | Power Ground |
| 3A | VOUT | Output Voltage |
| 4A | +S | Positive sense |
| 4B | -S | Negative sense |
| 5A | VSET | Output voltage pin-strap |
| 5B | VTRK | Voltage Tracking input |
| 6A | SALERT | PMBus Alert |
| 6B | SDA | PMBus Data |
| 7A | SCL | PMBus Clock |
| 7B | SA1 | PMBus address pin-strap 1 |
| 8A | SA0 | PMBus address pin-strap 0 |
| 8B | SYNC | Synchronization I/O |
| 9A | PG | Power Good |
| 9B | CTRL | Remote Control |
| 10A | GCB | Group Communication Bus |
| 10B | PREF | Pin-strap reference |





| | <u> </u> | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Unused input pins

Unused SDA, SCL and GCB pins should still have pull-up resistors as specified.

Unused VTRK or SYNC pins should be left open or connected to the PREF pin.

Unused CTRL pin can be left open due to internal pull-up. VSET and SA0/SA1 pins must be used. These pins must have pin-strap resistors or strapping settings as specified.

PWB layout considerations

The pin-strap resistors, R_{SET} , and $R_{\text{SA0}}/R_{\text{SA1}}$ should be placed as close to the product as possible to minimize loops that may pick up noise.

Avoid current carrying planes under the pin-strap resistors and the PMBus signals.

The capacitor C_1 (or capacitors implementing it) should be placed as close to the input pins as possible.

Capacitor C_0 (or capacitors implementing it) should be placed close to the load.


Care should be taken in the routing of the connections from the sensed output voltage to the S+ and S- terminals. These sensing connections should be routed as a differential pair, preferably between ground planes which are not carrying high currents. The routing should avoid areas of high electric or magnetic fields.





| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Typical Application Circuit (Lay Down version)




Standalone operation with PMBus communication. Top view of product footprint.





| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Typical Application Circuit (SIP version)




Standalone operation with PMBus communication. Top view of product footprint.



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Typical Application Circuit – Parallel Operation



Parallel operation.



| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

PMBus interface

This product provides a PMBus digital interface that enables the user to configure many aspects of the device operation as well as to monitor the input and output voltages, output current and device temperature. The product can be used with any standard two-wire I²C or SMBus host device. In addition, the product is compatible with PMBus version 1.3 and includes an SALERT line to help mitigate bandwidth limitations related to continuous fault monitoring. The product supports 100 kHz and 400kHz bus clock frequency only. The PMBus signals, SCL, SDA and SALERT require passive pull-up resistors as stated in the SMBus Specification. Pull-up resistors are required to guarantee the rise time as follows:

Eq. 6
$$\tau = R_P C_p \le 1 \mu s$$

where R_p is the pull-up resistor value and C_p is the bus loading, the maximum allowed bus load is 400 pF. The pull-up resistor should be tied to an external supply voltage in range from 3 to 5.5 V, which should be present prior to or during power-up. If the proper power supply is not available, voltage dividers may be applied. Note that in this case, the resistance in the equation above corresponds to parallel connection of the resistors forming the voltage divider.

See application note AN304 for details on interfacing the

See application note AN304 for details on interfacing the product with a microcontroller.

Monitoring via PMBus

It is possible to monitor a wide variety of parameters through the PMBus interface. Fault conditions can be monitored using the SALERT pin, which will be asserted when any number of pre-configured fault or warning conditions occurs. It is also possible to continuously monitor one or more of the power conversion parameters including but not limited to the following:

- Input voltage (READ_VIN)
- Output voltage (READ_VOUT)
- Output current (READ_IOUT)
- Internal junction temperature (READ_TEMPERATURE_1)
- Switching frequency (READ_FREQUENCY)
- Duty cycle (READ_DUTY_CYCLE)

In the default configuration monitoring is enabled also when the output voltage is disabled. This can be changed in order to reduce standby power consumption.

Snap shot parameter capture

This product offers a special feature that enables the user to capture parametric data during normal operation or following a fault. The following parameters are stored:

- Input voltage
- Output voltage
- Output current
- Internal junction temperature
- Switching frequency
- Duty cycle
- Status registers

The Snapshot feature enables the user to read the parameters via the PMBus interface during normal operation, although it should be noted that reading the 22 bytes will occupy the bus for some time. The Snapshot enables the user to store the snapshot parameters to Flash memory in response to a pending fault as well as to read the stored data from Flash memory after a fault has occurred. Automatic store to Flash memory following a fault is triggered when any fault threshold level is exceeded, provided that the specific fault response is to shut down. Writing to Flash memory is not allowed if the device is configured to restart following the specific fault condition. It should also be noted that the device supply voltage must be maintained during the time the device is writing data to Flash memory; a process that requires between 700-1400 µs depending on whether the data is set up for a block write. Undesirable results may be observed if the input voltage of the product drops below 3.0 V during this process.




| | <u>'</u> | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Non-Volatile Memory (NVM)

The product incorporates two Non-Volatile Memory areas for storage of the supported PMBus commands; the Default NVM and the User NVM.

The Default NVM is pre-loaded with Ericsson factory default values. The Default NVM is write-protected and can be used to restore the Ericsson factory default values through the command RESTORE DEFAULT ALL.

The User NVM is pre-loaded with Ericsson factory default values. The User NVM is writable and open for customization. The values in NVM are loaded into operational RAM during initialization according to section "Initialization Procedure", where after commands can be changed through the PMBus Interface. The STORE_USER_ALL command will store the changed parameters to the User NVM.




Software tools for design and production

Ericsson provides software tools for configuration and monitoring of this product via the PMBus interface. For more information please contact your local Ericsson sales representative.

PMBus addressing

The PMBus address should be configured with resistors connected between the SA0/SA1 pins and the PREF pin, as shown in the figure below. Recommended resistor values for hard-wiring PMBus addresses are shown in the table. 1% tolerance resistors are required.



Schematic of connection of address resistor.

| Index | R _{SA} [kΩ] | Index | R _{SA} [kΩ] |
|-------|----------------------|-------|----------------------|
| 0 | 10 | 13 | 34.8 |
| 1 | 11 | 14 | 38.3 |
| 2 | 12.1 | 15 | 42.2 |
| 3 | 13.3 | 16 | 46.4 |
| 4 | 14.7 | 17 | 51.1 |
| 5 | 16.2 | 18 | 56.2 |
| 6 | 17.8 | 19 | 61.9 |
| 7 | 19.6 | 20 | 68.1 |
| 8 | 21.5 | 21 | 75 |
| 9 | 23.7 | 22 | 82.5 |
| 10 | 26.1 | 23 | 90.9 |
| 11 | 28.7 | 24 | 100 |
| 12 | 31.6 | | |

The PMBus address follows the equation below:

Eq. 7 PMBus Address (decimal) = 25 x (SA1 index) + (SA0 index)

The user can theoretically configure up to 625 unique PMBus addresses, however the PMBus address range is inherently limited to 128. Therefore, the user should use index values 0 - 4 on the SA1 pin and the full range of index values on the SA0 pin, which will provide 125 device address combinations. The user shall also be aware of further limitations of the address space as stated in the SMBus Specification. Note that address 0x4B is allocated for production needs and cannot be used.

Products with no SA1 pin have an internally defined SA1 index as follows.

| Product | SA1 index |
|-------------------|-----------|
| BMR 463 (non SIP) | 3 |



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A November 2017 © Flex

Optional PMBus Addressing

Alternatively the PMBus address can be defined by connecting the SA0/SA1 pins according to the table below. SA1 = open for products with no SA1 pin.

| | | SA0 | | |
|-----|------|---------------|-----|----------|
| | | low open high | | high |
| | low | 20h | 21h | 22h |
| SA1 | open | 23h | 24h | 25h |
| | high | 26h | 27h | Reserved |

Low = Shorted to PREF Open = High impedance High = Logic high, GND as reference, Logic High definitions see Electrical Specification


Reserved Addresses

Address 4Bh is allocated for production needs and cannot be used.

Addresses listed in the table below are reserved or assigned according to the SMBus specification and may not be usable. Refer to the SMBus specification for further information.

| Address (decimal) | Comment |
|-------------------|--|
| 0 | General Call Address / START byte |
| 1 | CBUS address |
| 2 | Address reserved for different bus format |
| 3-7 | Reserved for future use |
| 8 | SMBus Host |
| 9-11 | Assigned for Smart Battery |
| 12 | SMBus Alert Response Address |
| 40 | Reserved for ACCESS.bus host |
| 44-45 | Reserved by previous versions of the SMBus specification |
| 55 | Reserved for ACCESS.bus default address |
| 64-68 | Reserved by previous versions of the SMBus specification |
| 72-75 | Unrestricted addresses |
| 97 | SMBus Device Default Address |
| 120-123 | 10-bit slave addressing |
| 124-127 | Reserved for future use |

I²C/SMBus – Timing



Setup and hold times timing diagram

The setup time, t_{set} , is the time data, SDA, must be stable before the rising edge of the clock signal, SCL. The hold time t_{hold} , is the time data, SDA, must be stable after the falling edge of the clock signal, SCL. If these times are violated incorrect data may be captured or meta-stability may occur and the bus communication may fail. When configuring the product, all standard SMBus protocols must be followed, including clock stretching. Refer to the SMBus specification, for SMBus electrical and timing requirements.

This product does not support the BUSY flag in the status commands to indicate product being too busy for SMBus response. Instead a bus-free time delay according to this specification must occur between every SMBus transmission (between every stop & start condition). In case of storing the RAM content into the internal non-volatile memory (commands STORE_USER_ALL and STORE_DEFAULT_ALL) an additional delay of 100 ms has to be inserted. A 100 ms delay should be inserted after a restore from internal non-volatile memory (commands RESTORE_DEFAULT_ALL and RESTORE_USER_ALL).



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A November 2017 © Flex

PMBus Commands

The products are PMBus compliant. The following table lists the implemented PMBus read commands. For more detailed information see PMBus Power System Management Protocol Specification; Part I – General Requirements, Transport and Electrical Interface and PMBus Power System Management Protocol; Part II – Command Language.

| Designation | Cmd | Impl |
|-------------------------|-----|------|
| Standard PMBus Commands | | |
| Control Commands | | |
| PAGE | 00h | No |
| OPERATION | 01h | Yes |
| ON_OFF_CONFIG | 02h | Yes |
| WRITE_PROTECT | 10h | No |
| Output Commands | | |
| VOUT_MODE (Read Only) | 20h | Yes |
| VOUT_COMMAND | 21h | Yes |
| VOUT_TRIM | 22h | Yes |
| VOUT_CAL_OFFSET | 23h | Yes |
| VOUT_MAX | 24h | Yes |
| VOUT_MARGIN_HIGH | 25h | Yes |
| VOUT_MARGIN_LOW | 26h | Yes |
| VOUT_TRANSITION_RATE | 27h | Yes |
| VOUT_DROOP | 28h | Yes |
| MAX_DUTY | 32h | Yes |
| FREQUENCY_SWITCH | 33h | Yes |
| VIN_ON | 35h | No |
| VIN_OFF | 36h | No |
| IOUT_CAL_GAIN | 38h | Yes |
| IOUT_CAL_OFFSET | 39h | Yes |
| VOUT_SCALE_LOOP | 29h | No |
| VOUT_SCALE_MONITOR | 2Ah | No |
| COEFFICIENTS | 30h | No |
| Fault Limit Commands | | |
| POWER_GOOD_ON | 5Eh | Yes |
| POWER_GOOD_OFF | 5Fh | No |
| VOUT_OV_FAULT_LIMIT | 40h | Yes |
| VOUT_OV_WARN_LIMIT | 42h | No |
| VOUT_UV_WARN_LIMIT | 43h | No |
| VOUT_UV_FAULT_LIMIT | 44h | Yes |
| IOUT_OC_FAULT_LIMIT | 46h | Yes |
| IOUT_OC_WARN_LIMIT | 4Ah | No |
| IOUT_UC_FAULT_LIMIT | 4Bh | Yes |

| Designation | Cmd | Impl |
|-----------------------------|-----|------|
| OT FAULT LIMIT | 4Fh | Yes |
| OT_WARN_LIMIT | 51h | Yes |
| UT_WARN_LIMIT | 52h | Yes |
| UT_FAULT_LIMIT | 53h | Yes |
| VIN_OV_FAULT_LIMIT | 55h | Yes |
| VIN_OV_WARN_LIMIT | 57h | Yes |
| VIN_UV_WARN_LIMIT | 58h | Yes |
| VIN_UV_FAULT_LIMIT | 59h | Yes |
| Fault Response Commands | | |
| VOUT_OV_FAULT_RESPONSE | 41h | Yes |
| VOUT_UV_FAULT_RESPONSE | 45h | Yes |
| OT_FAULT_RESPONSE | 50h | Yes |
| UT_FAULT_RESPONSE | 54h | Yes |
| VIN_OV_FAULT_RESPONSE | 56h | Yes |
| VIN_UV_FAULT_RESPONSE | 5Ah | Yes |
| IOUT_OC_FAULT_RESPONSE | 47h | No |
| IOUT_UC_FAULT_RESPONSE | 4Ch | No |
| Time setting Commands | | |
| TON_DELAY | 60h | Yes |
| TON_RISE | 61h | Yes |
| TOFF_DELAY | 64h | Yes |
| TOFF_FALL | 65h | Yes |
| TON_MAX_FAULT_LIMIT | 62h | No |
| Status Commands (Read Only) | | |
| CLEAR_FAULTS | 03h | Yes |
| STATUS_BYTE | 78h | Yes |
| STATUS_WORD | 79h | Yes |
| STATUS_VOUT | 7Ah | Yes |
| STATUS_IOUT | 7Bh | Yes |
| STATUS_INPUT | 7Ch | Yes |
| STATUS_TEMPERATURE | 7Dh | Yes |
| STATUS_CML | 7Eh | Yes |
| STATUS_MFR_SPECIFIC | 80h | Yes |
| Monitor Commands (Read Only | | |
| READ_VIN | 88h | Yes |
| READ_VOUT | 8Bh | Yes |
| READ_IOUT | 8Ch | Yes |
| READ_TEMPERATURE_1 | 8Dh | Yes |
| READ_TEMPERATURE_2 | 8Eh | No |
| READ_FAN_SPEED_1 | 90h | No |
| READ_DUTY_CYCLE | 94h | Yes |
| READ_FREQUENCY | 95h | Yes |



BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

| Designation | Cmd | Impl |
|------------------------------------|-------|------|
| Group Commands | Oma | Шрі |
| INTERLEAVE | 37h | Yes |
| PHASE_CONTROL | F0h | Yes |
| Identification Commands | 1 011 | 163 |
| PMBUS_REVISION | 98h | Yes |
| MFR_ID | 99h | Yes |
| MFR_MODEL | 9Ah | Yes |
| MFR_REVISION | 9Bh | Yes |
| MFR_LOCATION | 9Ch | Yes |
| MFR_DATE | 9Dh | Yes |
| MFR_SERIAL | 9Eh | Yes |
| Supervisory Commands | 3LII | 163 |
| STORE_DEFAULT_ALL | 11h | Yes |
| RESTORE_DEFAULT_ALL | 12h | Yes |
| STORE_USER_ALL | 15h | Yes |
| RESTORE_USER_ALL | 16h | Yes |
| RESTORE_USER_ALE | 1011 | 163 |
| Product Specific Commands | | |
| Output Commands | | |
| XTEMP_SCALE | D9h | No |
| XTEMP_OFFSET | DAh | No |
| Time Setting Commands | 5, | 110 |
| POWER_GOOD_DELAY | D4h | Yes |
| Fault limit Commands | | |
| IOUT_AVG_OC_FAULT_LIMIT | E7h | Yes |
| IOUT_AVG_UC_FAULT_LIMIT | E8h | Yes |
| Fault Response Commands | | |
| MFR_IOUT_OC_FAULT_RESPONSE | E5h | Yes |
| MFR_IOUT_UC_FAULT_RESPONSE | E6h | Yes |
| OVUV_CONFIG | D8h | Yes |
| Configuration and Control Commands | | |
| MFR_CONFIG | D0h | Yes |
| USER_CONFIG | D1h | Yes |
| MISC_CONFIG | E9h | Yes |
| TRACK_CONFIG | E1h | Yes |
| PID_TAPS | D5h | Yes |
| PID_TAPS_CALC* | F2h | Yes |
| INDUCTOR | D6h | Yes |
| NLR_CONFIG | D7h | Yes |
| TEMPCO_CONFIG | DCh | Yes |
| IOUT_OMEGA_OFFSET* | BEh | Yes |
| AUTO_COMP_CONTROL** | BDh | Yes |

| AUTO_COMP_CONFIG** | BCh | Yes |
|----------------------|-----|-----|
| DEADTIME | DDh | Yes |
| DEADTIME_CONFIG | DEh | Yes |
| DEADTIME_MAX | BFh | Yes |
| SNAPSHOT | EAh | Yes |
| SNAPSHOT_CONTROL | F3h | Yes |
| DEVICE_ID | E4h | Yes |
| USER_DATA_00 | B0h | Yes |
| Group Commands | | |
| SEQUENCE | E0h | Yes |
| GCB_CONFIG | D3h | Yes |
| GCB_GROUP | E2h | Yes |
| ISHARE_CONFIG | D2h | Yes |
| PHASE_CONTROL | F0h | Yes |
| Supervisory Commands | | |
| PRIVATE_PASSWORD | FBh | Yes |
| PUBLIC_PASSWORD | FCh | Yes |
| UNPROTECT | FDh | Yes |
| SECURITY_LEVEL | FAh | Yes |

Notes:

Cmd is short for Command. Impl is short for Implemented.

^{*} These commands are available in products without DLC. ** These commands are available in products with DLC.





November 2017





BMR463 series PoL Regulators 1/28701-BMR 463 Rev. A Input 4.5-14 V, Output up to 25 A / 82.5 W © Flex

Mechanical Information - Through hole mount (Lay Down version)










PIN SPECIFICATIONS
Pin 1A-3A Material: Copper alloy
Plating: Min Matte tin 8-13 µm over 2.5-5 µm Ni.
Pin 4A-9B Material: Brass
Plating: Min Au 0.2 µm over 1.27 µm Ni.




Weight: Typical 6.2 g
All dimensions in mm [inch].
Tolerances unless specified:
x.x ±0.50 mm [0.02].
x.xx ±0.25 mm [0.01]
(not applied on footprint or typical values)







| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |


Mechanical Information – Surface Mount (Lay Down version)





RECOMMENDED FOOTPRINT - TOP VIEW





NOTES

PIN SPECIFICATIONS Pin 1A-3A Material: Copper alloy Plating: Au 0.1 µm over 1-3 µm Ni. Pin 4A-9B Material: Brass Plating: Au 0.1 µm over 2 µm Ni.

PICK-UP SURFACE Recommended pick-up nozzle size for assigned pick-up area is maximum 08 [0.315].

Weight: Typical 5.8 g
All dimensions in mm [inch].
Tolerances unless specified:
x.xx ±0.50 [0.02]
(not applied on footprint or typical values)









BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W 1/28701-BMR 463 Rev. A


November 2017

© Flex

Mechanical Information- SIP version







FRONT VIEW




Table 1


| Pin option | Lead Length | | |
|-------------|----------------------|--|--|
| Standard | 4±0.25 [0.157±0.01] | | |
| Long option | 5.5±0.25[0.217±0.01] | | |

PIN SPECIFICATIONS Pin 1A-3A Material: Copper alloy (C11000) Plating: Min Au 0.1 µm Au over 1–3 µm Ni. Pin 4A-10B Material: Copper alloy Plating: Min Au 0.1 µm over 1 µm Ni.

Weight: Typical 6.7 g All dimensions in mm [inch]. Tolerances unless specified: x.x ±0.50 mm [0.02] x.xx±0.25 mm [0.01] (not applied on footprint or typical values)



RECOMMENDED FOOTPRINT - TOP VIEW





| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |


Soldering Information - Surface Mounting and Hole Mount through Pin in Paste Assembly (Lay Down version)

The product is intended for forced convection or vapor phase reflow soldering in SnPb or Pb-free processes.

The reflow profile should be optimised to avoid excessive heating of the product. It is recommended to have a sufficiently extended preheat time to ensure an even temperature across the host PWB and it is also recommended to minimize the time in reflow.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board, since cleaning residues may affect long time reliability and isolation voltage.

| General reflow process specifications | | SnPb eutectic | Pb-free |
|---|----------------------|---------------|-----------|
| Average ramp-up (TPRODUCT) | | 3°C/s max | 3°C/s max |
| Typical solder melting (liquidus) temperature | TL | 183°C | 221°C |
| Minimum reflow time above T _L | | 60 s | 60 s |
| Minimum pin temperature | T _{PIN} | 210°C | 235°C |
| Peak product temperature | T _{PRODUCT} | 225°C | 260°C |
| Average ramp-down (T _{PRODUCT}) | | 6°C/s max | 6°C/s max |
| Maximum time 25°C to peak | | 6 minutes | 8 minutes |



Minimum Pin Temperature Recommendations

Pin number 2A chosen as reference location for the minimum pin temperature recommendation since this will likely be the coolest solder joint during the reflow process.

SnPb solder processes

For SnPb solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature, (T_{L} , 183°C for Sn63Pb37) for more than 60 seconds and a peak temperature of 220°C is recommended to ensure a reliable solder joint.

For dry packed products only: depending on the type of solder paste and flux system used on the host board, up to a recommended maximum temperature of 245°C could be used, if the products are kept in a controlled environment (dry pack handling and storage) prior to assembly.

Lead-free (Pb-free) solder processes

For Pb-free solder processes, a pin temperature (T_{PIN}) in excess of the solder melting temperature (T_{L} , 217 to 221°C for SnAgCu solder alloys) for more than 60 seconds and a peak temperature of 245°C on all solder joints is recommended to ensure a reliable solder joint.

Maximum Product Temperature Requirements

Top of the product PWB near pin 4B is chosen as reference location for the maximum (peak) allowed product temperature (TPRODUCT) since this will likely be the warmest part of the product during the reflow process.

SnPb solder processes

For SnPb solder processes, the product is qualified for MSL 1 according to IPC/JEDEC standard J-STD-020C.

During reflow TPRODUCT must not exceed 225 °C at any time.

Pb-free solder processes

For Pb-free solder processes, the product is qualified for MSL 3 according to IPC/JEDEC standard J-STD-020C.

During reflow Tproduct must not exceed 260 °C at any time.


Dry Pack Information

Products intended for Pb-free reflow soldering processes are delivered in standard moisture barrier bags according to IPC/JEDEC standard J-STD-033 (Handling, packing, shipping and use of moisture/reflow sensitivity surface mount devices).

Using products in high temperature Pb-free soldering processes requires dry pack storage and handling. In case the products have been stored in an uncontrolled environment and no longer can be considered dry, the modules must be baked according to J-STD-033.

Thermocoupler Attachment

Pin 2A for measurement of minimum Pin (solder joint) temperature T_{PIN}





BMR463 series PoL Regulators Input 4.5-14 V, Output up to 25 A / 82.5 W

1/28701-BMR 463 Rev. A November 2017 © Flex

Soldering Information - Hole Mounting (Lay Down version)

The hole mounted product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.


A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

Delivery Package Information

The products are delivered in antistatic carrier tape (EIA 481 standard).

| | Carrier Tape Specifications |
|------------------------------|-----------------------------|
| Material | Antistatic PS |
| Surface resistance | <10 ⁷ Ohm/square |
| Bakeability | The tape is not bakable |
| Tape width, W | 44 mm [1.73 inch] |
| Pocket pitch, P ₁ | 24 mm [0.95 inch] |
| Pocket depth, K ₀ | 12.4 mm [0.488 inch] |
| Reel diameter | 381 mm [15 inch] |
| Reel capacity | 200 products /reel |
| Reel weight | 1.7 kg/full reel |











| | <u> </u> | |
|--|------------------------|---------------|
| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Soldering Information - Hole Mounting (SIP version)

The product is intended for plated through hole mounting by wave or manual soldering. The pin temperature is specified to maximum to 270°C for maximum 10 seconds.


A maximum preheat rate of 4°C/s and maximum preheat temperature of 150°C is suggested. When soldering by hand, care should be taken to avoid direct contact between the hot soldering iron tip and the pins for more than a few seconds in order to prevent overheating.

A no-clean flux is recommended to avoid entrapment of cleaning fluids in cavities inside the product or between the product and the host board. The cleaning residues may affect long time reliability and isolation voltage.

Delivery Package Information (SIP version)

The products are delivered in antistatic trays

| Tray Specifications | | |
|---------------------|---|--|
| Material | Antistatic Polyethylene foam | |
| Surface resistance | 10 ⁵ < Ohms/square <10 ¹¹ | |
| Bakability | The trays are not bakeable | |
| Tray thickness | 15 mm [0.709 inch] | |
| Box capacity | 100 products, 2 full trays/box) | |
| Tray weight | 35 g empty tray, 357 g full tray | |







| BMR463 series PoL Regulators | 1/28701-BMR 463 Rev. A | November 2017 |
|--|------------------------|---------------|
| Input 4.5-14 V, Output up to 25 A / 82.5 W | © Flex | |

Product Qualification Specification

| Characteristics | | | |
|---|--|---|---|
| External visual inspection | IPC-A-610 | | |
| Change of temperature (Temperature cycling) | IEC 60068-2-14 Na | Temperature range Number of cycles Dwell/transfer time | -40 to 100°C 1000 15 min/0-1 min |
| Cold (in operation) | IEC 60068-2-1 Ad | Temperature T _A Duration | -45°C 72 h |
| Damp heat | IEC 60068-2-67 Cy | Temperature Humidity Duration | 85°C 85 % RH 1000 hours |
| Dry heat | IEC 60068-2-2 Bd | Temperature Duration | 125°C 1000 h |
| Electrostatic discharge susceptibility | IEC 61340-3-1, JESD 22-A114 IEC 61340-3-2, JESD 22-A115 | Human body model (HBM) Machine Model (MM) | Class 2, 2000 V Class 3, 200 V |
| Immersion in cleaning solvents | IEC 60068-2-45 XA, method 2 | Water Glycol ether | 55°C 35°C |
| Mechanical shock | IEC 60068-2-27 Ea | Peak acceleration Duration | 100 g 6 ms |
| Moisture reflow sensitivity 1 | J-STD-020C | Level 1 (SnPb-eutectic) Level 3 (Pb Free) | 225°C 260°C |
| Operational life test | MIL-STD-202G, method 108A | Duration | 1000 h |
| Resistance to soldering heat ² | IEC 60068-2-20 Tb, method 1A | Solder temperature Duration | 270°C 10-13 s |
| Robustness of terminations | IEC 60068-2-21 Test Ua1 IEC 60068-2-21 Test Ue1 | Through hole mount products Surface mount products | All leads All leads |
| Solderability | IEC 60068-2-58 test Td ¹ | Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free | 150°C dry bake 16 h 215°C 235°C |
| Coldonability | IEC 60068-2-20 test Ta ² | Preconditioning Temperature, SnPb Eutectic Temperature, Pb-free | Steam ageing 235°C 245°C |
| Vibration, broad band random | IEC 60068-2-64 Fh, method 1 | Frequency Spectral density Duration | 10 to 500 Hz 0.07 g ² /Hz 10 min in each direction |

Notes

¹ Only for products intended for reflow soldering (surface mount products)

² Only for products intended for wave soldering (plated through hole products)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Non-Isolated DC/DC Converters category:

Click to view products by Flex Power Modules manufacturer:

Other Similar products are found below:

DP8160G-S1-R1 BRFS50 APTH003A0X-SRZ SPM1004-3V3C APXW012A0X3-SRDZ R-785.0-05 BRFS30 PJT020A0X43-SRZ CONN-KIT 10E24-P15-10PPM 1E24-P4-25PPM-SHV-5KV 4D15-N1 MYGTM01210BZN APXW012A0X3-SRDZ I6A24008A033V-N00-R 10C24-N250-I10-AQ-DA 4AA24-P20-M-H DX150N 3V12-N0.8 2HVA24-BP1-F-25PPM-SHV-5KV 5HVA24-BP1-F-25PPM-SHV-5KV 1/2AA24-P30-I10 1C24-P20-M-C VI-920194B T31SN24005NMFA HRL3024S600P 3V24-P1 3V24-N1 BMR4672010/001 BMR4668004/001 T31SN12008NMFA BMR4632002/001 BMR4631002/001 BMR4622002/001 BMR4614001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4613001/001 BMR4612001/001 6AA24-P30-I5-M 6AA24-N30-I5-M 1AA12-N4-I5-M 1AA12-P4-I5-M 1.5M24-P1 1.5M24-N1 PTV03020WAH PTV05020WAH PTV12010LAH PTV12020WAD R-625.0D