# FORESEE 

## 2Gb DDR3L Datasheet

F60C1A0002-M6
Series

Rev 1.0
2019-06

## Revision History:

| Rev. | Date | Change | Remark |
| :--- | :--- | :--- | :--- |
| 1.0 | $2019 / 06$ | Basic spec and architecture |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

NOTE: INFORMATION IN THIS PRODUCT SPECIFICATION IS SUBJECT TO CHANGE AT ANYTIME WITHOUT NOTICE, ALL PRODUCT SPECIFICATIONS ARE PROVIDED FOR REFERENCE ONLY.TO ANY INTELLECTUAL, PROPERTY RIGHTS IN LONGSYS ELECTRONICSCO.,LTD. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED.

## Contents

1. INTRODUCTION ..... 5
1.1. General Description ..... 5
1.2. Device Features ..... 5
1.3. Product List ..... 6
1.4. Connection Diagram ..... 7
1.5. Pin Description ..... 7
1.6. System Block Diagram ..... 10
2. COMMAND OPERATION ..... 11
2.1. Command Sets ..... 11
2.2. No Operation Command [NOP] ..... 12
2.3. Device Deselect Command [DESL] ..... 12
2.4. Mode Register Set Command [MR0 to MR3] ..... 12
2.5. Bank Activate Command [ACT] ..... 12
2.6. Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8] ..... 12
2.7. Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8] ..... 12
2.8. Precharge Command [PRE, PALL]. ..... 12
2.9. Auto precharge Command [READA, WRITA] ..... 13
2.10. Auto-Refresh Command [REF] ..... 13
2.11. Self-Refresh Command [SELF] ..... 13
2.12. ZQ calibration Command [ZQCL, ZQCS] ..... 13
2.13. CKE Truth Table ..... 13
3. Electrical Characteristic ..... 14
3.1. Absolute Maximum Ratings ..... 14
3.2. Operating Temperature Condition ..... 14
3.3. Recommended DC Operating Conditions ..... 14
3.4. 1.35 V DDR3L AC and DC Logic Input Levels for Single-Ended Signals ..... 15
3.5. $\quad 1.35$ V DDR3L Electrical Characteristics and AC Timing. ..... 15
3.6. Address / Command Setup, Hold and Derating ..... 15
3.7. Data Setup, Hold and Slew Rate Derating ..... 15
3.8. Overshoot and Undershoot Specifications ..... 15
3.9. 1.35 V DDR3L Output Driver DC Electrical Characteristics ..... 15
3.10. 1.35V DDR3L On-Die Termination (ODT) Levels and I-V Characteristics ..... 15
3.11. 3-11 1.35 V DDR3L Single Ended Output Slew Rate ..... 15
3.12. 3-12 1.35 V Differential Output Slew Rate ..... 15
3.13. 3-13 1.35 V DDR3L AC and DC Logic Input Levels for Differential Signals ..... 15
3.14. 3-14 Differential Input Cross point voltage ..... 15
3.15. $3-15$ DQS Output Cross point voltage ..... 16
3.16. DC Characteristics ..... 16
3.17. Self-Refresh Current ..... 17
3.18. Pin Capacitance ( $\mathrm{TC}=25^{\circ} \mathrm{C}, \mathrm{VDD}, \mathrm{VDDQ}=1.35 \mathrm{~V}$ ) ..... 17
3.19. Standard Speed Bins ..... 18
3.20. AC Timing Characteristics. ..... 19
4. Functional Description and Timing ..... 24
4.1. Simplified State Diagram ..... 24
4.2. RESET and Initialization Procedure ..... 25
4.3. Programming the Mode Register ..... 26
4.4. DDR3 SDRAM Mode Register 0 [MR0] ..... 28
4.5. DDR3 SDRAM Mode Register 1 [MR1] ..... 29
4.6. DDR3 SDRAM Mode Register 2 [MR2] ..... 30
4.7. DDR3 SDRAM Mode Register 3 [MR3] ..... 31
4.8. Extended Temperature Usage ..... 31
4.9. Refresh Command ..... 32
4.10. Self-Refresh Operation ..... 33
4.11. DLL-off Mode ..... 35
4.12. DLL on/off switching procedure ..... 35
4.13. Input clock frequency change ..... 35
4.14. Write Leveling. ..... 35
4.15. Multi Purpose Register ..... 35
4.16. Read Operation ..... 35
4.17. Write Operation ..... 35
4.18. Power-Down Modes ..... 35
4.19. On-Die Termination (ODT) ..... 35
4.20. ZQ Calibration ..... 35
5. Physical Diagram ..... 36
5.1. FBGA 96 -ball $7.5 \mathrm{~mm} \times 13.5 \mathrm{~mm}$ ..... 36

## 1. INTRODUCTION

### 1.1. General Description

The FORESEE DDR3L SDRAM (1.35V) is a low voltage version of the DDR3 (1.5V)SDRAM. Refer to the DDR3 (1.5V) SDRAM datasheet specifications when running in 1.5 V compatible mode.

### 1.2. Device Features

## - Density: 2G bits

- Organization
-8 banks $\times 32 \mathrm{M}$ words x 8 bits
-8 banks x16M words x 16 bits
- Package
- 78-ball FBGA
- 96-ball FBGA
- Lead-free(RoHS compliant) and Halogen-free
- Power supply
- VDD, VDDQ $=1.35 \mathrm{~V}$ ( 1.283 to 1.45 V )
- Backward compatible DDR3 (1.5V) operation
- Data Rate: 1333Mbps/1600Mbps/1866Mbps
- 1 KB page size (x8)
- Row address: AX0 to AX14
- Column address: AY0 to AY9
- 2KB page size (x16)
- Row address: AX0 to AX13
- Column address: AY0 to AY9
- Eight internal banks for concurrent operation
- Burst lengths(BL): 8 and 4 with Burst Chop(BC)
- Burst type(BT)
- Sequential (8, 4 with BC)
- Interleave ( 8,4 with BC)
- CAS Latency (CL): 5, 6, 7, 8, 9, 10, 11, 12, 13 pre-defined
- CAS Write Latency (CWL): 5, 6, 7, 8, 9
- Precharge: auto precharge option for each burst access
- Driver strength: RZQ/7, RZQ/6 (RZQ = 240 $)$
- Refresh: auto-refresh, self-refresh
- Average refresh period
-7.8 us at $\mathrm{TC} \leq+85^{\circ} \mathrm{C}$
-3.9 us at TC $>+85^{\circ} \mathrm{C}$
- Operating temperature range
$-\mathrm{TC}=0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Commercial grade)
- The high-speed data transfer is realized by the 8bits prefetch pipelined architecture
- Double data-rate architecture: two data transfers per clock cycle
- Bi-directional differential data strobe (DQS and /DQS) is transmitted/received with data for capturing data at the receiver
- DQS is edge-aligned with data for READs; center aligned with data for WRITEs
- Differential clock inputs (CK and /CK)
- DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- Data mask (DM) for write data
- Posted CAS by programmable additive latency for better command and data bus efficiency
- On-Die Termination (ODT) for better signal quality
- Synchronous ODT
- Dynamic ODT
- Asynchronous ODT
- Multi Purpose Register (MPR) for pre-defined pattern read out
- ZQ calibration for DQ drive and ODT Access
- Programmable partial array self-refresh (PASR)
- RESET pin for Power-up sequence and reset function
- SRT(Self Refresh Temperature) range
- Normal/Extended/ASR
- Programmable output driver impedance control
- JEDEC compliant DDR3
- RH-Free(Row Hammer Free) option is available
[Table 1]Key Timing Parameters

| Data Rate(Mbps) | CL | tRCD | tRP |
| :---: | :---: | :---: | :---: |
| 1866 | 13 | 13 | 13 |
| 1600 | 11 | 11 | 11 |
| 1333 | 9 | 9 | 9 |

### 1.3. Product List

[Table 2] Product List

| Part Number | Density | Package Type | Organization | Package Size(mm) | VCC Range |
| :--- | :--- | :--- | :--- | :--- | :--- |
| F60C1A0002-M6 | 2Gb | FBGA 96 | $\times 16 \mathrm{bit}$ | $7.5^{*} 13.5$ | $1.283 \mathrm{~V} \sim 1.45 \mathrm{~V}$ |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## Marketing Part Number Chart



Figure 1 Part Number

### 1.4. Connection Diagram



Figure 2 78ball FBGA(x8 organization) bottom view


Figure 3 96ball FBGA(x16 organization) bottom view

### 1.5. Pin Description

[Table 3] Pin Description

| Pin name | Function | Pin name | Function |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { A0 to } \mathrm{A} 14(\times 8)^{* 3} \\ & \text { A0 to } \mathrm{A} 13(\times 16)^{* 3} \end{aligned}$ | Address inputs A10(AP):Auto precharge A12(/BC):Burst chop | CK,/CK | Differential clock input |
|  |  | / $\mathrm{CS}^{* 3}$ | Chip select |
|  |  | /RAS,/CAS,/WE *3 | Command input |
| BA0 to BA2*3 | Bank select | $\mathrm{CKE}^{* 3}$ | Clock enable |
| $\begin{aligned} & \text { DQ0 to DQ7 }(\times 8) \\ & \text { DQ0 to DQ15 } \mathrm{x} 16) \\ & \hline \end{aligned}$ | Data input/output | ODT ${ }^{*}{ }^{\text {a }}$ | ODT control |
|  |  | VDD | Supply voltage for internal circuit |
| $\begin{aligned} & \text { DQS,/DQS( } \times 8) \\ & \text { DQSU,/DQSU,DQSL,/DQSL }(\times 16) \end{aligned}$ | Differential data strobe | VSS | Ground for internal circuit |
|  |  | VDDQ | Supply voltage for DQ circuit |
| $\begin{aligned} & \mathrm{DM}(\times 8) \\ & \mathrm{DMU}, \mathrm{DML}(\times 16) \end{aligned}$ | Write data mask | VSSQ | Ground for DQ circuit |
|  |  | VREFDQ | Reference voltage for DQ |
| TDQS,/TDQS $\times 8$ ) | Termination data strobe | VREFCA | Reference voltage for CA |
| /RESET*3 | Active low asynchronous reset | $\mathrm{NC}^{* 1}$ | No connection |
| ZQ | Reference pin for ZQ calibration | $\mathrm{NU}^{*}{ }^{\text {l }}$ | Not Usable |

## Notes:

[1] Not internally connected with die.
[2] Don't connect. Internally connected.
[3] Input only pins (address, command, CKE, ODT and /RESET) do not supply termination.

## CK, /CK (input pins)

CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).

## /CS (input pin)

All commands are masked when /CS is registered high. /CS provides for external rank selection on systems with multiple ranks. /CS is considered part of the command code.

## /RAS, /CAS, /WE (input pins)

/RAS, /CAS and /WE (along with /CS) define the command being entered.

## A0 to A14 (input pins)

Provided the row address for active commands and the column address for read/write commands to select one location out of the memory array in the respective bank. (A10(AP) and A12 (/BC) have additional functions, see below) The address inputs also provide the op-code during mode register set commands.
[Table 4] Address Pins

| Configuration | Page Size | Address (A0 to A14) |  | Note |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Row address | Column address |  |
| $\times 8$ | 1 KB | AX0 to AX14 | AY0 to AY9 |  |
| $\times 16$ | 2 KB | AX0 to AX13 | AY0 to AY9 |  |

## A10(AP) (input pin)

A10 is sampled during read/write commands to determine whether auto precharge should be performed to the accessed bank after the read/write operation. (high: auto precharge; low: no auto precharge) A10 is sampled during a precharge command to determine whether the precharge applies to one bank ( $\mathrm{A} 10=$ low) or all banks ( $\mathrm{A} 10=$ high ). If only one bank is to be precharged, the bank is selected by bank addresses (BA).

## A12(/BC) (input pin)

A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed. (A12 = high: no burst chop, A12 = low: burst chopped.) See command truth table for details.

## BA0 to BA2 (input pins)

BA0, BA1 and BA2 define to which bank an active, read, write or precharge command is being applied. BA0 and BA1 also determine which mode register (MR0 to MR3) is to be accessed during a MRS cycle.
[Table 5] Bank select

| Bank | BA2 | BA1 | BA0 |
| :---: | :---: | :---: | :---: |
| Bank0 | L | L | L |
| Bank1 | L | L | H |
| Bank2 | L | H | L |
| Bank3 | L | H | H |
| Bank4 | H | L | L |
| Bank5 | H | L | H |
| Bank6 | H | H | L |
| Bank7 | H | H | H |

Remark: H: VIH, L: VIL

## CKE (input pin)

CKE high activates, and CKE low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self-refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self-refresh exit. After VREF has become stable during the power-on and initialization sequence, it must be maintained for proper operation of the CKE receiver. For proper self-refresh entry and exit, VREF must be maintained to this input. CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, /CK, ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self-refresh.

## DM, DMU, DML (input pins)

DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a write access. DM is sampled on both edges of DQS.

## DQ0 to DQ15 (input/output pins)

Bi-directional data bus.
DQS, /DQS, DQSU, /DQSU, DQSL, /DQSL (input/output pins)
Output with read data, input with write data. Edge-aligned with read data, center-aligned with write data. The data strobe DQS is paired with differential signal /DQS to provide differential pair signaling to the system during READs and WRITEs.

## /RESET (input pin)

/RESET is a CMOS rail to rail signal with DC high and low at $80 \%$ and $20 \%$ of VDD ( 1.20 V for DC high and 0.30 V for DC low). It is negative active signal (active low) and is referred to GND. There is no termination required on this signal. It will be heavily loaded across multiple chips.
/RESET is destructive to data contents.

## ODT (input pin)

ODT (registered high) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ DQSU, /DQSU, DQSL, /DQSL, DMU, and DML signal. The ODT pin will be ignored if the moderegister (MR1) is programmed to disable ODT.

## ZQ (supply)

Reference pin for ZQ calibration.
VDD, VSS, VDDQ, VSSQ (power supply pins)
VDD and VSS are power supply pins for internal circuits. VDDQ and VSSQ are power supply pins for the output buffers.

## VREFCA, VREFDQ (power supply pins)

Reference voltage.

### 1.6. System Block Diagram



Figure 4 DDR3L Functional Block Diagram

## 2. COMMAND OPERATION

### 2.1. Command Sets

The DDR3 SDRAM recognizes the following commands specified by the /CS, /RAS, /CAS, /WE and address pins.
[Table 6] Command Truth Table

| Function | Symbol | CKE |  | /CS | /RAS | /CAS | /WE | $\begin{gathered} \text { BA0- } \\ 2 \end{gathered}$ | A12(/BS) | A10(AP) | $\begin{aligned} & \text { A0- } \\ & \text { A14 } \end{aligned}$ | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Previous | Current |  |  |  |  |  |  |  |  |  |
| Mode register set | MRS | H | H | L | L | L | L | BA | op-code |  |  |  |
| Auto refresh | REF | H | H | L | L | L | H | V | V | V | V |  |
| Self refresh entry | SELF | H | L | L | L | L | H | V | V | V | V | 6,8,11 |
| Self refresh exit | SELEX | L | H | H | X | X | X | X | X | X | X | 6,8,7 |
| delf refresh exit |  | L | H | L | H | H | H | V | V | V | V | 11 |
| Single bank precharge | PRE | H | H | L | L | H | L | BA | V | L | V |  |
| Precharge all banks | PALL | H | H | L | L | H | L | V | V | H | V |  |
| Bank activate | ACT | H | H | L | L | H | H | BA | RA |  |  | 12 |
| Write(Fixed BL) <br> Write(BC4,on the fly) <br> Write(BL8,on the fly) | WRIT | H | H | L | H | L | L | BA | V | L | CA |  |
|  | WRS4 | H | H | L | H | L | L | BA | L | L | CA |  |
|  | WRS8 | H | H | L | H | L | L | BA | H | L | CA |  |
| Write with auto precharge (Fixed BL) | WRITA | H | H | L | H | L | L | BA | V | H | CA |  |
| Write with auto precharge (BC4,on the fly) | WRAS4 | H | H | L | H | L | L | BA | L | H | CA |  |
| Write with auto precharge (BL8,on the fly) | WRAS8 | H | H | L | H | L | L | BA | H | H | CA |  |
| Read(Fixed BL) | READ | H | H | L | H | L | H | BA | V | L | CA |  |
| Read(BC4,on the fly) | RDS4 | H | H | L | H | L | H | BA | L | L | CA |  |
| Read(BL8,on the fly) | RDS8 | H | H | L | H | L | H | BA | H | L | CA |  |
| Read with auto precharge (Fixed BL) | READA | H | H | L | H | L | H | BA | V | H | CA |  |
| Read with auto precharge (BC4,on the fly) | RDAS4 | H | H | L | H | L | H | BA | L | H | CA |  |
| Read with auto precharge (BL8,on the fly) | RDAS8 | H | H | L | H | L | H | BA | H | H | CA |  |
| No operation | NOP | H | H | L | H | H | H | V | V | V | V | 9 |
| Device deselect | DESL | H | H | H | X | X | X | X | X | X | X | 10 |
| Power down mode entry | PDEN | H | L | H | X | X | X | X | X | X | X | 5,11 |
|  |  | H | L | L | H | H | H | V | V | V | V |  |
| Power down mode exit | PDEX | L | H | H | X | X | X | X | X | X | X | 5,11 |
|  |  | L | H | L | H | H | H | V | V | V | V |  |
| ZQ calibration long | ZQCL | H | H | L | H | H | L | X | X | H | X |  |
| ZQ calibration short | ZQCS | H | H | L | H | H | L | X | X | L | X |  |

Remark:
[1] H = VIH; L = VIL; V =VIH or VIL(defined logical level).
[2] $\mathrm{X}=$ Don't care (defined or undefined, including floating around VREF) logical level. [3] BA = Bank Address. RA = Row Address. $\mathrm{CA}=$ Column Address. $/ \mathrm{BC}=\mathrm{Bust}$ Chop.
Notes:
[1] All DDR3 commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The most significant bit (MSB) of BA, RA, and CA are device density and configuration dependent.
[2] /RESET is an active low asynchronous signal that must be driven high during normal operation.
[3] Bank Addresses (BA) determines which bank is to be operated upon. For MRS, BA selects a mode register.
[4] Burst READs or WRITEs cannot be terminated or interrupted and fixed/on the fly BL will be defined by MRS.
[5] The power-down mode does not perform any refresh operations.
[6] The state of ODT does not affect the states described in this table. The ODT function is not available during self-refresh.
[7] Self-refresh exit is asynchronous.
[8] VREF (both VREFDQ and VREFCA) must be maintained during self-refresh operation. VREFDQ supply may be turned off and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
[9] The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
[10] The DESL command performs the same function as a NOP command.
[11] Refer to the CKE Truth Table for more detail with CKE transition.
[12]. No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next
integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N , no more than three further activate commands may be issued in clock $\mathrm{N}+1$ through $\mathrm{N}+9$.

### 2.2. No Operation Command [NOP]

The No Operation command (NOP) should be used in cases when the DDR3 SDRAM is in an idle or a wait state. The purpose of the NOP command is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A NOP command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
The no operation (NOP) command is used to instruct the selected DDR3 SDRAM to perform a NOP (/CS low, /RAS, /CAS, /WE high).
This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

### 2.3. Device Deselect Command [DESL]

The deselect function (/CS high) prevents new commands from being executed by the DDR3 SDRAM. The DDR3 SDRAM is effectively deselected. Operations already in progress are not affected.

### 2.4. Mode Register Set Command [MR0 to MR3]

The mode registers are loaded via row address inputs. See mode register descriptions in the Programming the mode register section. The mode register set command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

### 2.5. Bank Activate Command [ACT]

This command is used to open (or activate) a row in a particular bank for a subsequent access. The values on the BA inputs se lect the bank, and the address provided on row address inputs selects the row. This row remains active (or open) for accesses until a precharge command is issued to that bank. A precharge command must be issued before opening a different row in the same bank.

Note: No more than 4 banks may be activated in a rolling tFAW window. Converting to clocks is done by dividing tFAW (ns) by tCK (ns) and rounding up to next integer value. As an example of the rolling window, if (tFAW/tCK) rounds up to 10 clocks, and an activate command is issued in clock N , no more than three further activate commands may be issued in clock $\mathrm{N}+1$ through $\mathrm{N}+9$.

### 2.6. Read Command [READ, RDS4, RDS8, READA, RDAS4, RDAS8]

The read command is used to initiate a burst read access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of theread burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

### 2.7. Write Command [WRIT, WRS4, WRS8, WRITA, WRAS4, WRAS8]

The write command is used to initiate a burst write access to an active row. The values on the BA inputs select the bank, and the address provided on column address inputs selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the write burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered low, the corresponding data will be written to memory; if the DM signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location.

### 2.8. Precharge Command [PRE, PALL]

The precharge command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA select the bank. Otherwise BA are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. A precharge command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

### 2.9. Auto precharge Command [READA, WRITA]

Before a new row in an active bank can be opened, the active bank must be precharged using either the precharge command or the auto precharge function. When a read or a write command is given to the DDR3 SDRAM, the /CAS timing accepts one extra address, column address A10, to allow the active bank to automatically begin precharge at the earliest possible moment during the burst read or write cycle. If A10 is low when the read or write command is issued, then normal read or write burst operation is executed and the bank remains active at the completion of the burst sequence. If A10 is high when the read or write command is issued, then the auto precharge function is engaged. During auto precharge, aread command will execute as normal with the exception that the active bank will begin to precharge on the rising edge which is (AL* + tRTP) cycles later from the read with auto precharge command.
Auto precharge can also be implemented during write commands. The precharge operation engaged by the Auto precharge command will not begin until the last data of the burst write sequence is properly stored in the memory array.
This feature allows the precharge operation to be partially or completely hidden during burstread cycles (dependent upon /CAS latency) thus improving system performance for random data access. The tRAS lockout circuit internally delays the Precharge operation until the array restore operation has been completed so that the auto precharge command may be issued with any read or write command.
Note: AL (Additive Latency), refer to Posted /CAS description in the Register Definition section.

### 2.10. Auto-Refresh Command [REF]

Auto-refresh is used during normal operation of the DDR3 SDRAM and is analogous to /CAS-before-/RAS (CBR) refresh in FPM/EDO DRAM. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an auto-refresh command.
A maximum of eight auto-refresh commands can be posted to any given DDR3, meaning that the maximum absolute interval between any auto-refresh command and the next auto-refresh command is 9 x tREFI. This maximum absolute interval is to allow DDR3 output drivers and internal terminators to automatically recalibrate compensating for voltage and temperature changes.

### 2.11. Self-Refresh Command [SELF]

The self-refresh command can be used to retain data in the DDR3, even if the rest of the system is powered down. When in the selfrefresh mode, the DDR3 retains data without external clocking. The self-refresh command is initiated like an auto-refresh command except CKE is disabled (low).
The DLL is automatically disabled upon entering self-refresh and is automatically enabled and reset upon exiting self-refresh. The active termination is also disabled upon entering self-refresh and enabled upon exiting self-refresh. ( 512 clock cycles must then occur before a read command can be issued). Input signals except CKE are "Don't Care" during self-refresh. The procedure for exiting self-refresh requires a sequence of commands.
First, CK and /CK must be stable prior to CKE going back high. Once CKE is high, the DDR3 must have NOP commands issuedfor tXSDLL because time is required for the completion of any internal refresh in progress. A simple algorithm for meeting both refresh, DLL requirements and out-put calibration is to apply NOPs for 512 clock cycles before applying any other command to allow the DLL to lock and the output drivers to recalibrate.

### 2.12. ZQ calibration Command [ZQCL, ZQCS]

ZQ calibration command (short or long) is used to calibrate DRAM RON and ODT values over PVT. ZQ Calibration Long (ZQCL) command is used to perform the initial calibration during power-up initialization sequence.
ZQ Calibration Short (ZQCS) command is used to perform periodic calibrations to account for VT variations. All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller.
ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self-refresh.

### 2.13. CKE Truth Table

[Refer to section 4.2 in JEDEC Standard No. JESD79-3F]

## 3. Electrical Characteristic

All voltages are referenced to each VSS (GND).
Execute power-up and Initialization sequence before proper device operation can be achieved.

### 3.1. Absolute Maximum Ratings

[Table 7] Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Power supply voltage | VDD | -0.4 to +1.975 | V | 1,3 |
| Power supply voltage for output | VDDQ | -0.4 to +1.975 | V | 1,3 |
| Input voltage | VIN | -0.4 to +1.975 | V | 1 |
| Output voltage | VOUT | -0.4 to +1.975 | V | 1 |
| Reference voltage | VREFCA | -0.4 to $0.6 \times$ VDD | V |  |
| Reference voltage for DQ | VREFDQ | -0.4 to $0.6 \times \mathrm{xDDQ}$ | V | 3 |
| Storage temperature | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ | 3 |
| Power dissipation | PD | 1.0 | W | 1,2 |
| Short circuit output current | IOUT | 50 | mA | 1 |

Notes:
[1] Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
[2] Storage temperature is the case surface temperature on the center/top side of the DRAM.
[3] VDD and VDDQ must be within 300 mV of each other at all times; and VREF must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500 mV ; VREF may be equal to or less than 300 mV .

## Caution:

Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### 3.2. Operating Temperature Condition

[Table 8] Operating Temperature Condition
able 8] Operating Temperature Condition

| Product grades | Parameter | Symbol | Rating | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Commercial | Operating case temperature | TC | 0 to +85 | ${ }^{\circ} \mathrm{C}$ | $1,2,3$ |

Notes:
[1] Operating temperature is the case surface temperature on the center/top side of the DRAM.
[2] The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between $0^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ under all operating conditions.
[3] Some applications require operation of the DRAM in the Extended Temperature Range between $+85^{\circ} \mathrm{C}$ and $+95^{\circ} \mathrm{C}$ (and $+105^{\circ} \mathrm{C}$ for automotive grade only) case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply.
[4] Refresh commands must be doubled in frequency, therefore reducing the refresh interval tREFI to $3.9 \mu \mathrm{~s}$.
[5] If Self-refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 bit [A6, A7] = [0, 1]) or enable the optional Auto Self-Refresh mode (MR2 bit [A6, A7] = [1, 0]).

### 3.3. Recommended DC Operating Conditions

[Table 9] Recommended DC operating Conditions for DDR3L (1.35V)

| Parameter | Symbol | min. | typ. | max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 1.283 | 1.35 | 1.45 | V | 1,2 |
| Supply voltage for DQ | VDDQ | 1.283 | 1.35 | 1.45 | V | 1,2 |

## Notes:

[1] Maximum DC value may not be greater than 1.425 V . The DC value is the linear average of VDD/VDDQ( t ) over a very long period of time (e.g. 1 sec .).
[2] If maximum limit is exceeded, input levels shall be governed by DDR3 specifications.
[3] Under these supply voltages, the device operates to this DDR3L specification.
[4] Once initialized for DDRD3L operation, DDR3 operation may only be used if the device is in reset while.
[5] VDD and VDDQ are changed for DDR3 operation shown as following timing waveform.
[Table 10] Recommended DC operating Conditions for DDR3L (1.5V)

| Parameter | Symbol | min. | typ. | max. | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 1.425 | 1.5 | 1.575 | V | 1,2 |
| Supply voltage for DQ | VDDQ | 1.425 | 1.5 | 1.575 | V | 1,2 |

Notes:
[1] If minimum limit is exceeded, input levels shall be governed by DDR3L specifications.
[2] Under 1.5V operation, the DDR3L device operates to the DDR3 specification under the same speed timings as defined for this device.
[3] Once initialized for DDR3 operation, DDR3L operation may only be used if the device in reset while VDD and VDDQ a re changed for DDR3L operation shown as next page.

### 3.4. 1.35 V DDR3L AC and DC Logic Input Levels for Single-Ended Signals

[Refer to section 3 in JEDEC Standard No. JESD79- 3-1A.01]

### 3.5. 1.35 V DDR3L Electrical Characteristics and AC Timing

[Refer to section 4 in JEDEC Standard No. JESD79- 3-1A.01]
3.6. Address / Command Setup, Hold and Derating
[Refer to section 4.1 in JEDEC Standard No. JESD79- 3-1A.01]

### 3.7. Data Setup, Hold and Slew Rate Derating

[Refer to section 4.2 in JEDEC Standard No. JESD79- 3-1A.01]

### 3.8. Overshoot and Undershoot Specifications

[Refer to section 9.6 in JEDEC Standard No. JESD79-3F]

### 3.9. 1.35V DDR3L Output Driver DC Electrical Characteristics

[Refer to section 6 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.10. 1.35V DDR3L On-Die Termination (ODT) Levels and I-V Characteristics

[Refer to section 7 in JEDEC Standard No. JESD79- 3-1A.01]

### 3.11. 3-11 1.35 V DDR3L Single Ended Output Slew Rate

[Refer to section 8 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.12. 3-12 1.35 V Differential Output Slew Rate

[Refer to section 9 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.13. $3-131.35$ V DDR3L AC and DC Logic Input Levels for Differential Signals

[Refer to section 10 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.14. 3-14 Differential Input Cross point voltage

[Refer to section 11 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.15. $3-15$ DQS Output Cross point voltage

[Refer to section 12 in JEDEC Standard No. JESD79- 3- 1A.01]

### 3.16. DC Characteristics

[Table 11] DC Characteristics


Notes:
[1]VIL can undershoot to -0.4 V and VIH can overshoot to VCC +0.4 V for durations of 20 ns or less.
[2]Typical value is measured at $\mathrm{VCC}=3.3 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$. Not $100 \%$ tested.

### 3.17. Self-Refresh Current

[Refer to section 10 in JEDEC Standard No. JESD79-3F for detailed test condition]
[Table 12] Self-Refresh Current

| Parameter | Symbol | $\times 8(1.35 \mathrm{~V})$ | $\times 8(1.5 \mathrm{~V})$ | $\times 16(1.35 \mathrm{~V})$ | $\times 16(1.5 \mathrm{~V})$ | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | max. | max. | max. | max. |  |  |
| Self-refresh current Normal temperature range | IDD6 | TBD | TBD | 11 | 12 | mA |  |
| Self-refresh current Extended temperature range | IDD6E | TBD | TBD | 12 | 13 | mA |  |

Notes:
[1] For Automotive grade products, when $\mathrm{TC}>95^{\circ} \mathrm{C}$, all IDD excepting IDD6 must be increased by $20 \%$.
[2] For RH-Free options, the IDD5B must be increased 30\%, IDD6 and IDD6E must be increased by $50 \%$.

### 3.18. Pin Capacitance $\left(\mathrm{TC}=25^{\circ} \mathrm{C}, \mathrm{VDD}, \mathrm{VDDQ}=1.35 \mathrm{~V}\right)$

[Table 13] Pin Capacitance

| Parameter | Symbol | $\begin{gathered} \hline \text { DDR3L } \\ -800 \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \text { DDR3L } \\ & -1066 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { DDR3L } \\ & -1333 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { DDR3L } \\ & -1600 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline \text { DDR3L } \\ & -1866 \\ & \hline \end{aligned}$ |  | Unit | Note s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |  |
| Input/output capacitance | CIO | 1.4 | 2.5 | 1.4 | 2.5 | 1.4 | 2.3 | 1.4 | 2.2 | 1.4 | 2.1 | pF | 1,2 |
| Input capacitance,CK and /CK | CCK | 0.8 | 1.6 | 0.8 | 1.6 | 0.8 | 1.4 | 0.8 | 1.4 | 0.8 | 1.4 | pF | 2 |
| Input capacitance delta, CK and/CK | CDCK | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | pF | 2,3 |
| Input/output capacitance delta,DQS and/DQS | CDDQS | 0 | 0.2 | 0 | 0.2 | 0 | 0.15 | 0 | 0.15 | 0 | 0.15 | pF | 2,4 |
| Input capacitance, (control,address, command,input-only pins) | CI | 0.75 | 1.3 | 0.75 | 1.3 | 0.75 | 1.3 | 0.75 | 1.2 | 0.75 | 1.2 | pF | 2,5 |
| Input capacitance delta, (all control input-only pins) | CDI_CTRL | -0.5 | 0.3 | -0.5 | 0.3 | -0.4 | 0.2 | -0.4 | 0.2 | -0.4 | 0.2 | pF | 2,6,7 |
| \|Input capacitance delta, (all address/command input-only pins) | CDI_ADD_CMD | -0.5 | 0.5 | -0.5 | 0.5 | -0.4 | 0.4 | -0.4 | 0.4 | -0.4 | 0.4 | pF | 2,8,9 |
| Input/output capacitance delta,DQ,DM,DQS,/DQS, TDQS,/TDQS | CDIO | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | pF | 2,10 |
| Input/output capacitance of ZQ pin | CZQ | - | 3 | - | 3 | - | 3 | - | 3 | - | 3 | pF | 2,11 |

Notes:
[1]. Although the DM, TDQS and /TDQS pins have different functions, the loading matches DQ and DQS.
2. VDD, VDDQ, VSS, VSSQ applied and all other pins floating (excepting the pin under test, CKE, /RESET and ODT as necessary). VDD $=$ VDDQ $=1.35 V$,

VBIAS =VDD $/ 2$ and on die termination off.
[3] Absolute value of CCK(CK) - CCK(/CK).
4. Absolute value of CIO(DQS) - CIO (/DQS).

5 . CI applies to ODT, /CS, CKE, A0-A15, BA0-BA2, /RAS, /CAS and /WE.
6. CDI_CTRL applies to ODT, /CS and CKE.
7. CDI_CTRL $=\mathrm{CI}(\mathrm{CTRL})-0.5 \times(\mathrm{CI}(\mathrm{CK})+\mathrm{CI}(/ \mathrm{CK}))$

8 CDI-ADD_CMD applies to A0-A15, BA0-BA2, /RAS, /CAS and /WE.
9] $\mathrm{CDIADD}^{-} \mathrm{CMD}=\mathrm{CI}(\mathrm{ADD}-\mathrm{CMD})-0.5 \times(\mathrm{CI}(\mathrm{CK})+\mathrm{CI}(/ \mathrm{CK}))$.
10] CDIO = $\overline{\mathrm{C}} \mathrm{IO}(\mathrm{DQ}, \mathrm{DM})-0.5 \times(\mathrm{CIO}(\mathrm{DQS})+\mathrm{CIO}(/ \mathrm{DQS}))$.
11] Maximum external load capacitance on ZQ pin: 5 pF .

### 3.19. Standard Speed Bins

Refer to section 12.3 in JEDEC Standard No. JESD79-3F.
[Table 14] Standard Speed Bins


### 3.20. AC Timing Characteristics

Refer to section 13 in JEDEC Standard No. JESD79-3F.
[Table 15] AC Timing Characteristics 1

| Parameter | Symbol | min/max | Data Rate |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1333 | 1600 | 1866 | MT/s |
| Max.Frequency |  |  | 667 | 800 | 933 | MHz |
| Clock Timing |  |  |  |  |  |  |
| Average clock period | tCK(avg) | min | 1500 | 1250 | 1070 | ps |
|  |  | max | 3333 |  |  | ps |
| Minimum clock cycle time | tCK(DLL-off) | min | 8 |  |  | ps |
| Average High pulse width | tCH (avg) | min | 0.47 |  |  | tCK(avg) |
| Average High pulse width |  | max | 0.53 |  |  |  |
| Average Low pulse width | tCL(avg) | min | 0.47 |  |  | tCK(avg) |
| Average Low pulse width |  | max | 0.53 |  |  |  |
| Absolute clock period | tCK(abs) | min | tCK(avg)min +tJIT(per)min |  |  | ns |
|  |  | max | tCK(avg)max +tJIT(per)max |  |  | ns |
| Absolute High clock pulse width | tCH(abs) | min | 0.43 |  |  | tCK(avg) |
| Absolute Low clock pulse width | tCL(abs) | min | 0.43 |  |  | tCK(avg) |
| Command and Address Timing Parameters |  |  |  |  |  |  |
| Active to read/write | tRCD | min | 13.125 |  |  | ns |
| Precharge command period | tRP | min | 13.125 |  |  | ns |
| Active to active/auto-refresh | tRC | min | 49.125 | 48.125 | 47.125 | ns |
| Active to precharge | tRAS | min | 36 | 35 | 34 | ns |
|  |  | max | $9 \times$ tREFI |  |  | ns |
| Control and Address input pulse width for leach input | tIPW | min | 620 | 560 | 535 | ps |
| Active bank A to Active bank B $(\times 8)$ | tRRD $(\times 8)$ | min | $\max (4 \mathrm{nCK}, 6 \mathrm{~ns})$ |  | $\max (4 \mathrm{nCK}$, | - |
| Active bank A to Active bank B $\times 16$ ) | tRRD $(\times 16)$ | min | $\max (4 \mathrm{nCK}, 6 \mathrm{~ns})$ |  | max(4nCK, | - |
| Four active window ( $\times 8$ ) | tFAW ( $\times 8$ ) | min | 30 | 30 | 27 | ns |
| Four active window ( $\times 16$ ) | tFAW ( $\times 16$ ) | min | 45 | 40 | 35 | ns |
| Address and control input hold time (VIH/VIL(DC90)levels) | $\begin{gathered} \text { tlH(base) } \\ \text { DC90 } \\ \hline \end{gathered}$ | min | 150 | 130 | 110 | ps |
| Address and control input setip time (VIH/VIL(AC160)levels) | $\begin{gathered} \hline \text { tlS(base) } \\ \text { AC160 } \\ \hline \end{gathered}$ | min | 80 | 60 | - | ps |
| Address and control input setip time (VIH/VIL(AC135)levels) | $\begin{gathered} \hline \text { tlS(base) } \\ \text { AC135 } \\ \hline \end{gathered}$ | min | 205 | 185 | 65 | ps |
| Address and control input setip time (VIH/VIL(AC125)levels) | $\begin{gathered} \hline \text { tIS(base) } \\ \text { AC125 } \\ \hline \end{gathered}$ | min | - | - | 150 | ps |
| /CAS to/CAS command delay | tCCD | min | 4 |  |  | nCK |
| Mode register set command cycle time | tMRD | min | 4 |  |  | nCK |
| Mode register set command update delay | tMOD | min | $\max (12 \mathrm{nCK}, 15 \mathrm{~ns})$ |  |  | - |
| Write recovery time | tWR | min | 15 |  |  | ns |
| Auto precharge write recovery + precharge | tDAL | min | WR+RU(tRP/tCK(avg)) |  |  | nCK |
| Multi-Purpose register Recovery time | tMPRR | min | 1 |  |  | nCK |
| Internal write to read command delay | tWTR | min | $\max (4 \mathrm{nCK}, 7.5 \mathrm{~ns})$ |  |  | - |
| Internal read to precharge command delay | tRTP | min | $\max (4 \mathrm{nCK}, 7.5 \mathrm{~ns})$ |  |  | - |
| Exit reset from CKE high to a valid command | tXPR | min | $\max (5 \mathrm{nCK}, \mathrm{tRFC}(\mathrm{min})+10 \mathrm{~ns})$ |  |  | - |
| DLL locking time | tDLLK | min | 512 |  |  | nCK |

[Table 16] AC Timing Characteristics 2

| Parammr | Symbol | min/max | DataRat, |  |  | Unit <br> MT/s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1333 | 1600 | 1866 |  |
| Max. Frequency |  |  | 667 | 800 | 933 | MHz |
| DQ input Parameters |  |  |  |  |  |  |
| DQ and OM input hold time (VIH/VIL (OC90) levels) | $\begin{aligned} & \text { tDH(base) } \\ & \text { DC90 } \\ & \text { SR=1V/ns } \end{aligned}$ | min | 75 | 55 | - | ps |
| DQ and OM input hold time (VIH/VIL (OC90) levels) | $\begin{aligned} & \text { tDH(base) } \\ & \text { DC90 } \\ & \text { SR=2V/ns } \end{aligned}$ | min | - | - | 75 | ps |
| DQ and OM input hold time (VIH/VIL (AC135) levels) | $\begin{aligned} & \text { tDS(base) } \\ & \text { AC135 } \\ & \text { SR=1V/ns } \end{aligned}$ | min | 45 | 25 | - | ps |
| DQ and OM input hold time (VIH/VIL (AC130) levels) | $\begin{aligned} & \text { tDS(base) } \\ & \text { AC130 } \\ & \text { SR=2V/ns } \end{aligned}$ | min | - | - | 70 | ps |
| DQ and OM input pulsen width for each input | tDIPW | min | 400 | 360 | 320 | ps |
| DQ output Parameters |  |  |  |  |  |  |
| DQS, /DQS to OQ skew, per group, per access | tDQSQ | max | 125 | 100 | 85 | ps |
| DQ output hold time from DQS, /OQS | tQH | min |  | 0.38 |  | tCK(avg) |
| DQ high-impedance time | tHZ(DQ) | max | 250 | 225 | 195 | ps |
| DQ low-impedance time | tLZ(DQ) | min | -500 | -450 | -390 | ps |
|  |  | max | 250 | 225 | 195 | ps |
| DQ strobe input Parameters |  |  |  |  |  |  |
| DQS latching rising transitions to associated clock edge | tDQSS | min | -0.25 | -0.27 |  | tCK(avg) |
|  |  | max | 0.25 | 0.27 |  | tCK(avg) |
| DQS input high pulse width | tDQSH | min | 0.45 |  |  | tCK(avg) |
|  |  | max | 0.55 |  |  | tCK(avg) |
| DQS input low pulse width | tDQSL | min | 0.45 |  |  | tCK(avg) |
|  |  | max | 0.55 |  |  | tCK(avg) |
| DQS falling edge hold time from rising CK | tDSH | min | 0.2 | 0.18 |  | tCK(avg) |
| DQS falling edge setup time from rising CK | tDSS | min | 0.2 | 0.18 |  | tCK(avg) |
| Write preamble | tWPRE | min | 0.9 |  |  | tCK(avg) |
| Write postamble | tWPST | min | 0.3 |  |  | tCK(avg) |
| DQ strobe output Parameters |  |  |  |  |  |  |
| DQS, /DQS rising edge output access time from rising CK, /CK | tDQSCK | min | -255 | -225 | -195 | ps |
|  |  | max | 255 | 225 | 195 | ps |
| DQS output high time | tQSH | min | 0.4 |  |  | tCK(avg) |
| DQS output low time | tQSL | min | 0.4 |  |  | tCK(avg) |
| DQS, /DQS high-impedance time IRL+B/2 referencel | tHZ(DQS) | max | 250 | 225 | 195 | ps |
| DQS, /DQS high-impedance time (RL + BL/2 reference) | tLZ(DQS) | min | -500 | -450 | -390 | ps |
|  |  | max | 250 | 225 | 195 | ps |
| Read preamble | tRPRE | min | 0.9 |  |  | tCK(avg) |
| Read postamble | tRPST | min | 0.3 |  |  | tCK(avg) |

[Table 17] AC Timing Characteristics 3

[Table 18] AC Timing Characteristics 4

| Parameter | Symbol | $\min _{x} / \mathrm{ma}$ | Data Rate |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1333 | 1600 | 1866 | MT/s |
| Max.Frequency |  |  | 667 | 800 | 933 | MHz |
| ODTTiming Parameters |  |  |  |  |  |  |
| RTT turn-on | tAON | min | -250 | -225 | -195 | ps |
|  |  | max | 250 | 225 | 195 | ps |
| Asynchronous RTT turn-on delay (Power-down with DU frozen) | tAONPD | min | 2 |  |  | ns |
|  |  | max | 8.5 |  |  | ns |
| RTT_Nom and RTT_WR turn-off Time from ODTLoff reference | tAOF | min | 0.3 |  |  | tCK(avg) |
|  |  | max | 0.7 |  |  | tCK(avg) |
| Asynchronous RTT turn-off delay | tAOFPD | min | 2 |  |  | ns |
| 3 (Power-down with DU frozen) |  | max | 8.5 |  |  | ns |
| ODT turn-on latency | ODTon | - | WL-2 |  |  | - |
| ODT turn-off latency | ODToff | - | WL-2 |  |  | - |
| ODT latency for changing from RTT_Nom to RTT_WR | ODTLenw | - | WL-2 |  |  | - |
| ODT latency for changing from RTI_WR toRTT Nom(BC4) | ODTLenw4 | - | 4+0DTLoff |  |  | nCK |
| ODT latency for changing from RTI_WR toRTT Nom(BL8) | ODTLenw8 | - | 6+ ODTLoff |  |  | nCK |
| Minimum ODT high time after ODT asseretion or agter Write (BL4) | ODTH4 | min | 4 |  |  | nCK |
| Minimum ODT high time after Write (BL8) | ODTH8 | min | 6 |  |  | nCK |
| RTT change skew | tADC | min | 0.3 |  |  | tCK(avg) |
|  |  | max | 0.7 |  |  | tCK(avg) |
| Calibration Timing Parameters |  |  |  |  |  |  |
| Power-up and rest calibration time | tZQinit | min | max(512nCK, 640ns) |  |  | - |
| Normal operation full calibratio time | tZQoper | min | max(256nCK, 320ns) |  |  | - |
| Normal operation short calibratio time | tZQCS | min | max(64nCK, 80ns) |  |  | - |
| Write leveling Timing Parameters |  |  |  |  |  |  |
| First OQS pulse rising edge after write leveling mode is programmed | tWLMRD | min | 40 |  |  | nCK |
| DOS, /DQS delay after write leveling mode is programmed | tWLDQSEN | min | 25 ) |  |  | nCK |
| Write leveling setup time from rising CK, /CK crossing to rising DQS /DOS crossing | tWLS | min | 195 | 165 | 140 | ps |
| Write leveling setup time from rising DOS, /DQS crossing to rising CK, /CK crossing | tWLH | min | 195 | 165 | 140 | ps |
| write leveling output delay | tWLO | min | 0 |  |  | ns |
|  |  | max | 9 | 7.5 |  | ns |
| Write leveling output error | tWLOE | min | 0 |  |  | ns |
|  |  | max | 2 |  |  | ns |

[Table 19] AC Timing Characteristics 5

| Parameter | Symbol | $\min / \mathrm{ma}$ | Data Rate |  |  | $\begin{gathered} \hline \text { Unit } \\ \hline \text { MT/s } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 1333 | 1600 | 1866 |  |
| Max.Frequency |  |  | 667 | 800 | 933 | MHz |
| Clock Jitter Specification |  |  |  |  |  |  |
| Clock Period Jitter | tJIT(per) | min | -80 | -70 | -60 | ps |
|  |  | max | 80 | 70 | 60 |  |
| Maximum Clock Jitter between two consecutive | tJIT(cc) | max | 160 | 140 | 120 | ps |
| Duty cycle Jitter(with allowed jitter) | tJIT(duty) | min | - |  |  | ps |
|  |  | max |  | - |  |  |
| Cumulative error across 2 cycles | tERR(2per) | min | -118 | -103 | -88 | ps |
|  |  | max | 118 | 103 | 88 |  |
| Cumulative error across 3 cycles | tERR(3per) | min | -140 | -122 | -105 | ps |
|  |  | max | 140 | 122 | 105 |  |
| Cumulative error across 4 cycles | tERR(4per) | min | -155 | -136 | -117 | ps |
|  |  | max | 155 | 136 | 117 |  |
| Cumulative error across 5 cycles | tERR(5per) | min | -168 | -147 | -126 | ps |
|  |  | max | 168 | 147 | 126 |  |
| Cumulative error across 6 cycles | tERR(6per) allowed | min | -177 | -155 | -133 | ps |
|  |  | max | 177 | 155 | 133 |  |
| Cumulative error across 7 cycles | tERR(7per) | min | -186 | -163 | -139 | ps |
|  |  | max | 186 | 163 | 139 |  |
| Cumulative error across 8 cycles | tERR(8per) | min | -193 | -169 | -145 | ps |
|  |  | max | 193 | 169 | 145 |  |
| Cumulative error across 9 cycles | tERR(9per) | min | -200 | -175 | -150 | ps |
|  |  | max | 200 | 175 | 150 |  |
| Cumulative error across 10 cycles | tERR(10per) | min | -205 | -180 | -154 | ps |
|  |  | max | 205 | 180 | 154 |  |
| Cumulative error across 11 cycles | tERR(11per) | min | -210 | -184 | -158 | ps |
|  |  | max | 210 | 184 | 158 |  |
| Cumulative error across 12 cycles | tERR(12per) | min | -215 | -188 | -161 | ps |
|  |  | max | 215 | 188 | 161 |  |
| Cumulative error across $n=13,14 \ldots 49,50$ cycles | tERR(nper) | min | tERR(nper)min. $=(1+0.68 \mathrm{In}(\mathrm{n}) \mathrm{)} \times \mathrm{tJIT}$ (per)min. |  |  | ps |
|  |  | max | tERR(nper)man. $=(1+0.68 \mathrm{In}(\mathrm{n}) \mathrm{x} \times \mathrm{t}$ ITT(per)man. |  |  |  |

## 4. Functional Description and Timing

### 4.1. Simplified State Diagram



Figure 5 State Diagram

### 4.2. RESET and Initialization Procedure

## Power-Up and Initialization Sequence

## [1] Apply power

- /RESET is recommended to be maintained below $0.2 \times \mathrm{VDD}$, all other inputs may be undefined. y /RESET needs to be maintained for minimum 200us with stable power. CKE is pulled low anytime before /RESET being de-asserted (min. time 10 ns ). The power voltage ramp time between 300 mV to VDD (min.) must be no greater than 200 ms ; and during the ramp, VDD > VDDQ and (VDD VDDQ) < 0.3V.
- VDD and VDDQ are driven from a single power converter output.

AND

- The voltage levels on all pins other than VDD, VDDQ VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finish ed.,


## AND

- VREF tracks VDDQ/2.

OR

- Apply VDD without any slope reversal before or at the same time as VDDQ.
- Apply VDDQ without any slope reversal before or at the same time as VTT and VREF.
- The voltage levels on all pins other than VDD, VDDQ VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
[2] After /RESET is de-asserted, wait for another 500us until CKE become active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
[3] Clocks (CK, /CK) need to be started and stabilized for at least 10ns or 5tCK (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock (tIS) must be met. Also a NOP or DESL command must be registered (with tIS set up time to clock) before CKE goes active. Once the CKE registered "high" after Reset, CKE needs to be continuously registered high until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
[4] The DDR3 SDRAM will keep its on-die termination in high-impedance state during /RESET being asserted at least until CKE being registered high. Therefore, the ODT signal may be in undefined state until tIS before CKE being registered high. After that, the ODT signal must be kept inactive (low) until the power-up and initialization sequence is finished, including expiration of tDLLK and tZQinit.
[5] After CKE being registered high, wait minimum of tXPR, before issuing the first MRS command to load mode register. (tXPR = max. (tXS ; $5 \times \mathrm{tCK}$ ))
[6] Issue MRS command to load MR2 with all application settings. (To issue MRS command for MR2, provide low to BA0 and BA2, high to BA1.)
[7] Issue MRS command to load MR3 with all application settings. (To issue MRS command for MR3, provide low to BA2, high to BA0 and BA1.)
[8] Issue MRS command to load MR1 with all application settings and DLL enabled. (To issue DLL Enable command, provide low to A0, high to BA0 and low to BA1 and BA2.)
[9] Issue MRS command to load MR0 with all application settings and DLL reset. (To issue DLL reset command, provide high to A8 and low to BA0 to BA2.)
[10] Issue ZQCL command to start ZQ calibration.
[11] Wait for both tDLLK and tZQinit completed.
[12] The DDR3 SDRAM is now ready for normal operation.


Figure 6 Reset Procedure at Power Stable Condition

### 4.3. Programming the Mode Register

For application flexibility, various functions, features and modes are programmable in four moderegisters, provided by the DDR3 SDRAM, as user defined variables, and they must be programmed via a Mode Register Set (MRS) command. As the default values of the Mode Registers (MR\#) are not defined, content of mode registers must be fully initialized and/or reinitialized, i.e. written, after Power-up and/or reset for proper operation. Also the contents of the mode registers can be altered by re-executing the MRS command during normal operation. When programming the mode registers, even if the user chooses to modify only a sub-set of the MRS fields, all address fields within the accessed mode register must be redefined when the MRS command is issued. MRS command and DLL Reset does not affect array contents, which means these commands can be executed any time after power-up without affecting the array contents.
The mode register set command cycle time, tMRD is required to complete the write operation to the mode register and is the minimum time required between two MRS commands. The MRS command to non-MRS command delay, tMOD, is required for the DRAM to update the features except DLL reset and is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. The mode register contents can be changed using the same command and timing requirements during normal operation as long as the DRAM is in idle state, i.e. all banks are in the precharged state with tRP satisfied, all data bursts are completed and CKE is already high prior to writing into the mode register. The mode registers are divided into various fields depending on the functionality and/or modes.

## Mode Register Set Command Cycle Time (tMRD)

tMRD is the minimum time required from an MRS command to the next MRS command. As DLL enable and DLL reset are both MRS commands, tMRD is applicable between MRS to MR1 for DLL enable and MRS to MR0 for DLL reset, and not tMOD.


MRS Command to Non-MRS Command Delay (tMOD)
tMOD is the minimum time required from an MRS command to a non-MRS command excluding NOP and DESL. Note that additional restrictions may apply, for example, MRS to MR0 for DLL reset followed by read.


Figure 8 tMOD Timing

### 4.4. DDR3 SDRAM Mode Register 0 [MR0]

The Mode Register MR0 stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, /CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BA0, BA1 and BA2, while controlling the states of address pins according to the table below.


## Figure 9 MRO Programming

Notes:
[1] BA2 and A13 ~ A14 are reserved for future use and must be programmed to 0 during MRS.
[2] WR (Write Recovery for auto-precharge) min in clock cycle is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:
[3] WR min [cycles] = roundup (tWR [ns] / tCK [ns]).
[4] The WR value in the mode register must be programmed to be equal or larger than WR min. The programmed WR value is used with tRP to determine tDAL.

### 4.5. DDR3 SDRAM Mode Register 1 [MR1]

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength, RTT_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA0 and low on BA1, while controlling the states of address pins according to the table below.


| BA1 | BAO | MR Select |
| :---: | :---: | :---: |
| 0 | 0 | MR0 |
| 0 | 1 | MR1 |
| 1 | 0 | MR2 |
| 1 | 1 | MR3 |

## Figure 10 MR1 Programming

Notes:
[1] BA2, A8, A10, A11 and A13 ~ A14 are reserved for future use (RFU) and must be programmed to 0 during MRS.
[2] Outputs disabled - DQ DQS, /DQS.
[3] RZQ $=240 \mathrm{Ohm}$.
[4] If RTT_Nom is used during writes, only the values RZQ/2, RZQ/4 and RZQ/6 are allowed. [5] In write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 1, all RTT_Nom settings are allowed; in write leveling mode (MR1[bit7] = 1) with MR1[bit12] = 0, only RTT_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

### 4.6. DDR3 SDRAM Mode Register 2 [MR2]

The Mode Register MR2 stores the data for controlling refresh related features, RTT_WR impedance and /CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and low on BA0, while controlling the states of address pins according to the table below.


## Figure 11 MR2 Programming

Notes:
[1] BA2, A8 and A11 to A14 are RFU and must be programmed to 0 during MRS.
[2] The Rtt_WR value can be applied during writes even when Rtt_Nom is desabled. During write leveling, Dynamic ODT is not available.
[3] Optional in DDR3 SDRAM: If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range will be lost if selfrefresh is entered. Data integrity will be maintained if tREF conditions are met and no self-refresh command is issued.

### 4.7. DDR3 SDRAM Mode Register 3 [MR3]

The Mode Register MR3 controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1 and BA0, while controlling the states of address pins according to the table below.


| BA1 | BAO | MR Select |
| :---: | :---: | :---: |
| 0 | 0 | MR0 |
| 0 | 1 | MR1 |
| 1 | 0 | MR2 |
| 1 | 1 | MR3 |

Notes:
Figure 12 MR3 Programming
[1] BA2, A3 to A14 are reserved for future use (RFU) and must be programmed to 0 during MRS.
[2] The predefined pattern will be used for read synchronization.
[3] When MPR control is set for normal operation, MR3 A[2]=0, MR3 A[1:0] will be ignored.

### 4.8. Extended Temperature Usage

[Table 20] Mode Register Description

| Field | Bits | Description |
| :---: | :---: | :---: |
| ASR | MR2(A6) | Auto Self-Refresh (ASR) <br> when enabled, DDR3 SDRAM automatically provides Self-Refresh power management functions for all supported operating temperature values. If not enabled, the SRT bit must be programmed to indicate TC during subseauent Self-Refresh operation $0=$ Manual SR Reference(SRT) 1=ASR enable |
| SRT | MR2(A7) | Self-Refresh Temperature (SRT) Range <br> If ASR $=0$, the SRT bit must be programmed to indicate TC during subsequent Self-Refresh operation <br> If $\mathrm{ASR}=1$. SRT bit must be set to Ob <br> $0=$ Normal operating temperature range <br> $1=$ Extended(optional) operating temperature range |

## Partial Array Self-Refresh (PASR)

Optional in DDR3 SDRAM: Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR3 SDRAM devices support the following options or requirements referred to in this material. If PASR (Partial Array Self-Refresh) is enabled, data located in areas of the array beyond the specified address range shown in figure of MR2 programming will be lost if Self-Refresh is entered. Data integrity will be maintained if tREFI conditions are met and no Self-Refresh command is issued.

## Auto Self-Refresh Mode - ASR Mode

DDR3 SDRAM provides an Auto Self-Refresh mode (ASR) for application ease. ASR mode is enabled by setting MR2 bit A6 = 1 and MR2 bit A7 $=0$. The DRAM will manage self-refresh entry in either the Normal or Extended (optional) Temperature Ranges. In this mode, the DRAM will also manage self-refresh power consumption when the DRAM operating temperature changes, lower at low temperatures and higher at high temperatures.

If the ASR option is not supported by the DRAM, MR2 bit A6 must be set to 0 .
If the ASR mode is not enabled (MR2 bit A6 $=0$ ), the SRT bit (MR2 A7) must be manually programmed with the operating temperature range required during self-refresh operation. Support of the ASR option does not automatically imply support of the Extended Temperature Range.

## Self- Refresh Temperature Range - SRT

If ASR $=0$, the Self-Refresh Temperature (SRT) Range bit must be programmed to guarantee proper self-refresh operation. If SRT $=0$, then the DRAM will set an appropriate refresh rate for self-refresh operation in the Normal Temperature Range. If SRT $=1$ then the DRAM will set an appropriate, potentially different, refresh rate to allow self-refresh operation in either the Normal or Extended Temperature Ranges. The value of the SRT bit can effect self-refresh power consumption, please refer to the IDD table for details.
For parts that do not support the Extended Temperature Range, MR2 bit A7 must be set to 0 and the DRAM should not be operated outside the Normal Temperature Range.
[Table 21] Self-Refresh Mode Summary

| MR2 <br> A[6] | MR2 <br> A[7] | Self-Refresh operation | Allowed Operating Temperature <br> Range for Self-Refresh Mode |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Self-refresh rate appropriate for the Normal Temperature Range | Normal $\left(0-85^{\circ} \mathrm{C}\right)$ |
| 0 | 1 | Self-refresh rate appropriate for either the Normal or <br> Extended Temperature Ranges. The DRAM must <br> support Extended Temperature Range. The value of the <br> SRT bit can effect self-refresh power consumption, <br> please refer to the IDD table for details. | Normal and Extended $\left(0-95^{\circ} \mathrm{C}\right)$ |

### 4.9. Refresh Command

The refresh command (REF) is used during normal operation of the DDR3 SDRAMs. This command is non- persistent, so it must be issued each time a refresh is required. The DDR3 SDRAM requires refresh cycles at an average periodic interval of tREFI. When /CS, /RAS and /CAS are held low and /WE high at the rising edge of the clock, the chip enters a refresh cycle. All banks of the SDRAM must be precharged and idle for a minimum of the precharge time tRP $(\min )$ before the refresh command can be applied. The refresh addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during a refresh command. An internal address counter supplies the addresses during the refresh cycle. No control of the external address bus is required once this cycle has started. When the refresh cycle has completed, all banks of the SDRAM will be in the precharged (idle) state. A delay between the refresh command and the next valid command, except NOP or DESL, must be greater than or equal to the minimum refresh cycle time tRFC(min) as shown in the following figure. Note that the tRFC timing parameter depends on memory density.
In general, a refresh command needs to be issued to the DDR3 SDRAM regularly every tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of 8 refresh commands can be postponed during operation of the DDR3 SDRAM, meaning that at no point in time more than a total of 8 refresh commands are allowed to be postponed. In case that 8 refresh commands are postponed in a row, the resulting maximum interval between the surrounding refresh commands is limited to $9 \times$ tREFI. A maximum of 8 additional refresh commands can be issued in advance ("pulled $\mathrm{in}^{\prime \prime}$ ), with each one reducing the number of regular refresh commands required later by one. Note that pulling in more than 8 refresh commands in advance does not further reduce the number of regular refresh commands required later, so that the resulting maximum interval between two surrounding refresh commands is limited to $9 \times$ tREFI. At any given time, a maximum of 16 REF commands can be issued within $2 \times$ tREFI.
Self-refresh mode may be entered with a maximum of eight refresh commands being postponed. After exiting self-refresh mode with one or more refresh commands postponed, additional refresh commands may be postponed to the extent that the total number of postponed refresh commands (before and after the self-refresh) will never exceed eight. During self-refresh mode, the number of postponed or pulled-in REF commands does not change.


Figure 13 Refresh Command Timing


Figure 14 Postponing Refresh Commands


Figure 15 Pulling-in Refresh Commands

### 4.10. Self-Refresh Operation

The self-refresh command can be used to retain data in the DDR3 SDRAM, even if the rest of the system is powered down. When in the self-refresh mode, the DDR3 SDRAM retains data without external clocking. The DDR3 SDRAM device has a built-in timer to accommodate self-refresh operation. The self-refresh entry (SELF) command is defined by having /CS, /RAS, /CAS and CKE held low with /WE high at the rising edge of the clock.
Before issuing the self-refresh entry command, the DDR3 SDRAM must be idle with all bank precharge state with tRP satisfied. 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) Also, on-die termination must be turned off before issuing selfrefresh entry command, by either registering ODT pin low "ODTL +0.5 tCK" prior to the self-refresh entry command or using MRS to MR1 command. Once the self-refresh entry command is registered, CKE must be held low to keep the device in self-refresh mode. During normal operation (DLL on), MR1 ( $\mathrm{A} 0=0$ ), the DLL is automatically disabled upon entering self-refresh and is automatically enabled (including a DLL-Reset) upon exiting self-refresh.
When the DDR3 SDRAM has entered self-refresh mode all of the external control signals, except CKE and /RESET, are "don't care". For proper self-refresh operation, all power supply and reference pins (VDD, VDDQ VSS, VSSQ, VREFCA and VREFDQ) must be at valid levels. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during self-refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write leveling activity may not occur earlier than 512 nCK after exit from self-refresh.
The DRAM initiates a minimum of one refresh command internally within tCKESR period once it enters self-refresh mode.
The clock is internally disabled during self-refresh operation to save power. The minimum time that the DDR3 SDRAM must remain in self-refresh mode is tCKESR. The user may change the external clock frequency or halt the external clock tCKSRE cycles after self-refresh entry is registered, however, the clock must be restarted and stable tCKSRX clock cycles before the device can exit self-refresh operation.

To protect DRAM internal delay on CKE line to block the input signals, one NOP (or DESL) command is needed after self-refresh entry. The procedure for exiting self-refresh requires a sequence of events. First, the clock must be stable prior to CKE going back high. Once a self-refresh exit command (SREX, combination of CKE going high and either NOP or DESL on command bus) is registered, a delay of at least tXS must be satisfied before a valid command not requiring a locked DLL can be issued to the device to allow for any internal refresh in progress.
Before a command that requires a locked DLL can be applied, a delay of at least tXSDLL must be satisfied.
Depending on the system environment and the amount of time spent in self-refresh, ZQ calibration commands may be required to compensate for the voltage and temperature drift as described in ZQ Calibration section. To issue ZQ calibration commands, applicable timing requirements must be satisfied (See Figure ZQ Calibration).
CKE must remain high for the entire self-refresh exit period tXSDLL for proper operation except for self-refresh re-entry. Upon exit from self-refresh, the DDR3 SDRAM can be put back into self-refresh mode after waiting at least tXS period and issuing one refresh command (refresh period of tRFC). NOP or DESL commands must be registered on each positive clock edge during the self-refresh exit interval tXS. ODT must be turned off during tXSDLL.
The use of self-refresh mode introduces the possibility that an internally timed refresh event can be missed when CKE is raised for exit from self-refresh mode. Upon exit from self-refresh, the DDR3 SDRAM requires a minimum of one extra refresh command before it is put back into self-refresh mode.


Figure 16 Self-Refresh Entry and Exit Timing

[^0]
### 4.11. DLL-off Mode

[Refer to section 4.5 in JEDEC Standard No. JESD79-3F]

### 4.12. DLL on/off switching procedure

[Refer to section 4.6 in JEDEC Standard No. JESD79-3F]

### 4.13. Input clock frequency change

[Refer to section 4.7 in JEDEC Standard No. JESD79-3F]

### 4.14. Write Leveling

[Refer to section 4.8 in JEDEC Standard No. JESD79-3F]

### 4.15. Multi Purpose Register

[Refer to section 4.10 in JEDEC Standard No. JESD79-3F]

### 4.16. Read Operation

[Refer to section 4.13 in JEDEC Standard No. JESD79-3F]

### 4.17. Write Operation

[Refer to section 4.14 in JEDEC Standard No. JESD79-3F]

### 4.18. Power-Down Modes

[Refer to section 4.17 in JEDEC Standard No. JESD79-3F]

### 4.19. On-Die Termination (ODT)

[Refer to section 5 in JEDEC Standard No. JESD79-3F]

### 4.20. ZQ Calibration

[Refer to section 5.5 in JEDEC Standard No. JESD79-3F]

## 5. Physical Diagram

### 5.1. FBGA 96 -ball $7.5 \mathrm{~mm} \times 13.5 \mathrm{~mm}$

Unit:mm


| Symbol | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN. | NOM. | MAX. |  |
| A | ---- | --- | 1.20 |  |
| A1 | 0.30 | 0.35 | 0.40 |  |
| A2 | 0.10 | 0.15 | 0.20 |  |
| D | 7.40 | 7.50 | 7.60 |  |
| D1 | 6.40 |  |  | BSC |
| E | 13.40 | 13.50 | 13.60 |  |
| E1 | 12.00 |  |  | BSC |
| b | 0.40 | 0.45 | 0.50 |  |
| eD | 0.80 |  |  | BSC |
| eE | 0.80 |  |  | BSC |
| W | 1.95 | 2.00 | 2.05 |  |



Figure 17 FBGA 96-ball package outline drawing

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for SRAM category:
Click to view products by FORESEE manufacturer:
Other Similar products are found below :
5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB CYDM128B16-55BVXIT GS8161Z36DD-200I GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2\#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN 515712X IS62WV51216EBLL45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG GS81284Z36B-250I M38510/28902BVA IS62WV12816ALL-70BLI 59628971203XA 5962-8971202ZA


[^0]:    Notes:
    [1] Only NOP or DESL commands.
    [2] Valid commands not requiring a locked DLL.
    [3] Valid commands requiring a locked DLL.
    [4] One NOP or DESL commands.

