M68000PM/AD REV. 1

# PROGRAMMER'S REFERENCE MANUAL (Includes CPU32 Instructions)



# 

## **Programmer's Reference Manual**

(Includes CPU32 Instructions)

©MOTOROLA INC., 1992

## Introduction

1.1	Integer Unit User Programming Model.
1.1.1	Data Registers (D7 – D0)
1.1.2	Address Registers (A7 – A0)
1.1.3	Program Counter
1.1.4	Condition Code Register
1.2	Floating-Point Unit User Programming Model
1.2.1	Floating-Point Data Registers (FP7 – FP0)
1.2.2	Floating-Point Control Register (FPCR)
1.2.2.1	Exception Enable Byte
1.2.2.2	Mode Control Byte.
1.2.3	Floating-Point Status Register (FPSR)
1.2.3.1	Floating-Point Condition Code Byte.
1.2.3.2	Quotient Byte.
1.2.3.3	Exception Status Byte
1.2.3.4	Accrued Exception Byte.
1.2.4	Floating-Point Instruction Address Register (FPIAR)
1.3	Supervisor Programming Model
1.3.1	Address Register 7 (A7)
1.3.2	Status Register
1.3.3	Vector Base Register (VBR)
1.3.4	Alternate Function Code Registers (SFC and DFC)
1.3.5	Acu Status Register (MC68EC030 only)
1.3.6	Transparent Translation/access Control Registers
1.3.6.1	Transparent Translation/access Control Register Fields for the
	M68030
1.3.6.2	Transparent Translation/access Control Register Fields for the
	M68040
1.4	Integer Data Formats
1.5	Floating-Point Data Formats
1.5.1	Packed Decimal Real Format
1.5.2	Binary Floating-Point Formats
1.6	Floating-Point Data Types
1.6.1	Normalized Numbers
1.6.2	Denormalized Numbers
1.6.3	Zeros
1.6.4	Infinities
1.6.5	Not-A-Numbers
1.6.6	Data Format and Type Summary
1.7	Organization of Data in Registers
1.7.1	Organization of Integer Data Formats in Registers

	-	-	-	
1.7.3	Organization of	Enu Data Earmata in 1	Registers and Memory	
1.7.5	Ordanization of	FOU Data Formats in	Redisters and Memory	
	• . ge=			-

## Section 2 Addressing Capabilities

2.1	Instruction Format
2.2	Effective Addressing Modes
2.2.1	Data Register Direct Mode
2.2.2	Address Register Direct Mode
2.2.3	Address Register Indirect Mode
2.2.4	Address Register Indirect with Postincrement Mode
2.2.5	Address Register Indirect with Predecrement Mode
2.2.6	Address Register Indirect with Displacement Mode
2.2.7	Address Register Indirect with Index (8-Bit Displacement) Mode .
2.2.8	Address Register Indirect with Index (Base Displacement) Mode.
2.2.9	Memory Indirect Postindexed Mode
2.2.10	Memory Indirect Preindexed Mode
2.2.11	Program Counter Indirect with Displacement Mode
2.2.12	Program Counter Indirect with Index (8-Bit Displacement) Mode .
2.2.13	Program Counter Indirect with Index (Base Displacement) Mode.
2.2.14	Program Counter Memory Indirect Postindexed Mode
2.2.15	Program Counter Memory Indirect Preindexed Mode
2.2.16	Absolute Short Addressing Mode
2.2.17	Absolute Long Addressing Mode
2.2.18	Immediate Data
2.3	Effective Addressing Mode Summary
2.4	Brief Extension Word Format Compatibility
2.5	Full Extension Addressing Modes
2.5.1	No Memory Indirect Action Mode
2.5.2	Memory Indirect Modes
2.5.2.1	Memory Indirect with Preindex
2.5.2.2	Memory Indirect with Postindex
2.5.2.3	Memory Indirect with Index Suppressed
2.6	Other Data Structures
2.6.1	System Stack
2.6.2	Queues
	Section 3
	Instruction Set Summary
3.1	Instruction Summary
311	Data Movement Instructions

0.1.1	
3.1.2	Integer Arithmetic Instructions

3.1.4	Shift and Rotate Instructions
3.1.5	Bit Manipulation Instructions
3.1.6	Bit Field Instructions
3.1.7	Binary-Coded Decimal Instructions
3.1.8	Program Control Instructions
3.1.9	System Control Instructions.
3.1.10	Cache Control Instructions (MC68040)
3.1.11	Multiprocessor Instructions
3.1.12	Memory Management Unit (MMU) Instructions
3.1.13	Floating-Point Arithmetic Instructions
3.2	Integer Unit Condition Code Computation
3.3	Instruction Examples
3.3.1	Using the Cas and Cas2 Instructions
3.3.2	Using the Moves Instruction
3.3.3	Nested Subroutine Calls
3.3.4	Bit Field Instructions
3.3.5	Pipeline Synchronization with the Nop Instruction
3.4	Floating-Point Instruction Details
3.5	Floating-Point Computational Accuracy
3.5.1	Intermediate Result
3.5.2	Rounding the Result
3.6	Floating-Point Postprocessing
3.6.1	Underflow, Round, Overflow
3.6.2	Conditional Testing
3.7	Instruction Descriptions

## Section 4 Integer Instructions

## Section 5

**Floating Point Instructions** 

## Section 6

Supervisor (Privileged) Instructions

## Section 7 CPU32 Instructions

## Section 8

## Instruction Format Summary

. . . . . . . .

•

MOTOROLA

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

8.1.2	Effective Address Field
8.1.3	Register/Memory Field
8.1.4	Source Specifier Field
8.1.5	Destination Register Field
8.1.6	Conditional Predicate Field
8.1.7	Shift and Rotate Instructions
8.1.7.1	Count Register Field
8.1.7.2	Register Field.
8.1.8	Size Field.
8.1.9	Opmode Field
8.1.10	Address/Data Field
8.2	Operation Code Map

## Appendix A Processor Instruction Summary

A.1	MC68000, MC68008, MC68010 Processors
A.1.1	M68000, MC68008, and MC68010 Instruction Set
A.1.2	MC68000, MC68008, and MC68010 Addressing Modes
A.2	MC68020 Processors.
A.2.1	MC68020 Instruction Set
A.2.2	MC68020 Addressing Modes
A.3	MC68030 Processors
A.3.1	MC68030 Instruction Set
A.3.2	MC68030 Addressing Modes
A.4	MC68040 Processors
A.4.1	MC68040 Instruction Set
A.4.2	MC68040 Addressing Modes
A.5	MC68881/MC68882 Coprocessors
A.5.1	MC68881/MC68882 Instruction Set
A.5.2	MC68881/MC68882 Addressing Modes
A.6	MC68851 Coprocessors.
A.6.1	MC68851 Instruction Set
A.6.2	MC68851 Addressing Modes

## Appendix B

## **Exception Processing Reference**

B.1	Exception Vector Assignments for the M68000 Family
B.2	Exception Stack Frames
B.3	Floating-Point Stack Frames

## S-Record Output Format

C.1	S-Record Content.
C.2	S-Record Types
C.3	S-Record Creation

1-2	M68000 Family Floating-Point Unit User Programming Model
1-3	Floating-Point Control Register
1-4	FPSR Condition Code Byte
1-5	FPSR Quotient Code Byte
1-6	FPSR Exception Status Byte
1-7	FPSR Accrued Exception Byte
1-8	Status Register
1-9	MC68030 Transparent Translation/MC68EC030 Access Control Register Format
1-10	MC68040 and MC68LC040 Transparent Translation/MC68EC040
	Access Control Register Format
1-11	Packed Decimal Real Format
1-12	Binary Floating-Point Data Formats
1-13	Normalized Number Format.
1-14	Denormalized Number Format
1-15	Zero Format
1-16	Infinity Format
1-17	Not-A-Number Format.
1-19	Organization of Integer Data Formats in Address Registers
1-18	Organization of Integer Data Formats in Data Registers
1-20	Memory Operand Addressing
1-21	Memory Organization for Integer Operands
1-22	Organization of FPU Data Formats in Memory
0.4	Instruction Mond Constral Format
2-1	Instruction Word General Format
2-2	Instruction Word Specification Formats
2-3	M68000 Family Brief Extension Word Formats
2-4	Addressing Array Items
2-5	No Memory Indirect Action
2-6	Memory Indirect with Preindex
2-7	Memory Indirect with Postindex
2-8	Memory Indirect with Index Suppress
3-1	Intermediate Result Format
3-2	Rounding Algorithm Flowchart
3-3	Instruction Description Format
B-1	MC68000 Group 1 and 2 Exception Stack Frame
B-2	MC68000 Bus or Address Error Exception Stack Frame
B-3	Four-Word Stack Frame, Format \$0
B-4	Throwaway Four-Word Stack Frame, Format \$1

-

B-6	MC68040 Floating-Point Post-Instruction Stack Frame, Format \$3
B-7	MC68EC040 and MC68LC040 Floating-Point Unimplemented
	Stack Frame, Format \$4
B-8	MC68040 Access Error Stack Frame, Format \$7
B-9	MC68010 Bus and Address Error Stack Frame, Format \$8
B-10	MC68020 Bus and MC68030 Coprocessor Mid-Instruction
	Stack Frame, Format \$9
B-11	MC68020 and MC68030 Short Bus Cycle Stack Frame, Format \$A
B-12	MC68020 and MC68030 Long Bus Cycle Stack Frame, Format \$B
B-13	CPU32 Bus Error for Prefetches and Operands Stack Frame, Format \$C
B-14	CPU32 Bus Error on MOVEM Operand Stack Frame, Format \$C
B-15	CPU32 Four- and Six-Word Bus Error Stack Frame, Format \$C
B-16	MC68881/MC68882 and MC68040 Null Stack Frame
B-17	MC68881 Idle Stack Frame
B-18	MC68881 Busy Stack Frame
B-19	MC68882 Idle Stack Frame
B-20	MC68882 Busy Stack Frame
B-21	MC68040 Idle Busy Stack Frame
B-22	MC68040 Unimplimented Instruction Stack Frame
B-23	MC68040 Busy Stack Frame
C-1	Five Fields of an S-Record
C-2	Transmission of an S1 Record

1-2	Supervisor Registers Related To Paged Memory Management
1-3	Integer Data Formats
1-4	Single-Precision Real Format Summary Data Format
1-5	Double-Precision Real Format Summary
1-6	Extended-Precision Real Format Summary
1-6	Extended-Precision Real Format Summary (Continued)
1-7	Packed Decimal Real Format Summary
1-8	MC68040 FPU Data Formats and Data Types
2-1	Instruction Word Format Field Definitions
2-2	IS-I/IS Memory Indirect Action Encodings
2-3	Immediate Operand Location
2-4	Effective Addressing Modes and Categories
3-1	Notational Conventions
3-1	Notational Conventions (Continued)
3-1	Notational Conventions (Concluded)
3-2	Data Movement Operation Format
3-3	Integer Arithmetic Operation Format
3-4	Logical Operation Format
3-5	Shift and Rotate Operation Format
3-6	Bit Manipulation Operation Format
3-7	Bit Field Operation Format
3-8	Binary-Coded Decimal Operation Format
3-9	Program Control Operation Format
3-10	System Control Operation Format
3-11	Cache Control Operation Format
3-12	Multiprocessor Operations
3-13	MMU Operation Format
3-14	Dyadic Floating-Point Operation Format
3-15	Dyadic Floating-Point Operations
3-16	Monadic Floating-Point Operation Format
3-17	Monadic Floating-Point Operations
3-18	Integer Unit Condition Code Computations
3-19	Conditional Tests
3-20	Operation Table Example (FADD Instruction)
3-21	FPCR Encodings
3-22	FPCC Encodings
3-23	Floating-Point Conditional Tests
5-1	Directly Supported Floating-Point Instructions
5-2	Indirectly Supported Floating-Point Instructions

7-1	MC68020 Instructions Not Supported
7-2	M68000 Family Addressing Modes
7-3	CPU32 Instruction Set
8-1	Conditional Producto Field Encoding
-	Conditional Predicate Field Encoding
8-2	Operation Code Map
A-1	M68000 Family Instruction Set And Processor Cross-Reference
A-2	M68000 Family Instruction Set
A-3	MC68000 and MC68008 Instruction Set
A-4	MC68010 Instruction Set
A-5	MC68000, MC68008, and MC68010 Data Addressing Modes
A-6	MC68020 Instruction Set Summary
A-7	MC68020 Data Addressing Modes
A-8	MC68030 Instruction Set Summary
A-9	MC68030 Data Addressing Modes
A-10	MC68040 Instruction Set.
A-11	MC68040 Data Addressing Modes
A-12	MC68881/MC68882 Instruction Set
A-13	MC68851 Instruction Set
B-1	Exception Vector Assignments for the M68000 Family
C-1 C-2	Field Composition of an S-Record

## INTRODUCTION

This manual contains detailed information about software instructions used microprocessors and coprocessors in the M68000 family, including:


MC68000	_	16-/32-Bit Microprocessor
MC68EC000	—	16-/32-Bit Embedded Controller
MC68HC000		Low Power 16-/32-Bit Microprocessor
MC68008	_	16-Bit Microprocessor with 8-Bit Data Bus
MC68010	_	16-/32-Bit Virtual Memory Microprocessor
MC68020	_	32-Bit Virtual Memory Microprocessor
MC68EC020	_	32-Bit Embedded Controller
MC68030	_	Second-Generation 32-Bit Enhanced Microprocessor
MC68EC030	_	32-Bit Embedded Controller
MC68040	_	Third-Generation 32-Bit Microprocessor
MC68LC040	—	Third-Generation 32-Bit Microprocessor
MC68EC040	_	32-Bit Embedded Controller
MC68330	_	Integrated CPU32 Processor
MC68340	—	Integrated Processor with DMA
MC68851	_	Paged Memory Management Unit
MC68881	_	Floating-Point Coprocessor
MC68882	—	Enhanced Floating-Point Coprocessor

## NOTE

All references to the MC68000, MC68020, and MC68030 include the corresponding embedded controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the MC68040 include the MC68LC040 and MC68EC040. This referencing method applies throughout the manual unless otherwise specified.

The M68000 family programming model consists of two register groups: supervisor. User programs executing in the user mode only use the registers in group. System software executing in the supervisor mode can access all registers the control registers in the supervisor group to perform supervisor functions. The paragraphs provide a brief description of the registers in the user and supervisor r well as the data organization in the registers.

- 32-Bit Program Counter (PC)
- 8-Bit Condition Code Register (CCR)





## 1.1.1 Data Registers (D7 – D0)

These registers are for bit and bit field (1 - 32 bits), byte (8 bits), word (16 bits), lo (32 bits), and quad-word (64 bits) operations. They also can be used as index registers

## 1.1.2 Address Registers (A7 – A0)


These registers can be used as software stack pointers, index registers, or base registers. The base address registers can be used for word and long-word ope Register A7 is used as a hardware stack pointer during stacking for subroutine of exception handling. In the user programming model, A7 refers to the user stack (USP).

## **1.1.4 Condition Code Register**

Consisting of five bits, the CCR, the status register's lower byte, is the only port status register (SR) available in the user mode. Many integer instructions affect indicating the instruction's result. Program and system control instructions also us combinations of these bits to control program and system flow. The condition co two criteria: consistency across instructions, uses, and instances and meaningf with no change unless it provides useful information.

Consistency across instructions means that all instructions that are special case general instructions affect the condition codes in the same way. Consistency ac means that conditional instructions test the condition codes similarly and provide results whether a compare, test, or move instruction sets the condition codes. Co across instances means that all instances of an instruction affect the condition co same way.

The first four bits represent a condition of the result generated by an operation. The or the extend bit (X-bit) is an operand for multiprecision computations. The carry and the X-bit are separate in the M68000 family to simplify programming technique them (refer to Table 3-18 as an example). In the instruction set definitions, the illustrated as follows:



X—Extend

Set to the value of the C-bit for arithmetic operations; otherwise not affected or specified result.

N-Negative

Set if the most significant bit of the result is set; otherwise clear.

Z-Zero

Set if the result equals zero; otherwise clear.

V—Overflow

Set if an arithmetic overflow occurs implying that the result cannot be represent operand size; otherwise clear. The following paragraphs describe the registers for the floating- point unit user programodel. Figure 1-2 illustrates the M68000 family user programming model's floating portion for the MC68040 and the MC68881/MC68882 floating-point coprocess contains the following registers:

- 8 Floating-Point Data Registers (FP7 FP0)
- 16-Bit Floating-Point Control Register (FPCR)
- 32-Bit Floating-Point Status Register (FPSR)
- 32-Bit Floating-Point Instruction Address Register (FPIAR)




Figure 1-2. M68000 Family Floating-Point Unit User Programming Mode

## 1.2.1 Floating-Point Data Registers (FP7 – FP0)

These floating-point data registers are analogous to the integer data registers M68000 family. They always contain extended- precision numbers. All external or despite the data format, are converted to extended-precision values before being any calculation or being stored in a floating-point data register. A reset or a nul operation sets FP7 – FP0 positive, nonsignaling not-a-numbers (NANs).

cleared, this register provides the IEEE 754 Standard for Binary Floating-Point A defaults.

**1.2.2.1 EXCEPTION ENABLE BYTE.** Each bit of the ENABLE byte (see Figure corresponds to a floating-point exception class. The user can separately enable each class of floating-point exceptions.

**1.2.2.2 MODE CONTROL BYTE.** MODE (see Figure 1-3) controls the user- s rounding modes and precisions. Zeros in this byte select the IEEE 754 standard The rounding mode (RND) field specifies how inexact results are rounded, and the precision (PREC) field selects the boundary for rounding the mantissa. Refer to T for encoding information.




Figure 1-3. Floating-Point Control Register

## 1.2.3 Floating-Point Status Register (FPSR)

The FPSR (see Figure 1-2) contains a floating-point condition code (FPCC) byte, a point exception status (EXC) byte, a quotient byte, and a floating-point accrued (AEXC) byte. The user can read or write to all the bits in the FPSR. Execution floating-point instructions modifies this register. The reset function or a restore op the null state clears the FPSR.

**1.2.3.1 FLOATING-POINT CONDITION CODE BYTE.** The FPCC byte, illust Figure 1-4, contains four condition code bits that set after completion of all a instructions involving the floating-point data registers. The move floating-point data




Figure 1-4. FPSR Condition Code Byte

**1.2.3.2 QUOTIENT BYTE.** The quotient byte contains the seven least significant b unsigned quotient as well as the sign of the entire quotient (see Figure 1-5). The bits can be used in argument reduction for transcendentals and other function example, seven bits are more than enough to figure out the quadrant of a circle in v operand resides. The quotient bits remain set until the user clears them.





Figure 1-5. FPSR Quotient Code Byte

**1.2.3.3 EXCEPTION STATUS BYTE.** The EXC byte, illustrated in Figure 1- 6, co bit for each floating-point exception that might have occurred during the most arithmetic instruction or move operation. This byte is cleared at the start of all operate generate floating-point exceptions. Operations that do not generate floating exceptions do not clear this byte. An exception handler can use this byte to determine floating-point exception(s) caused a trap.



M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

MC

Many users elect to disable traps for all or part of the floating- point exception clas AEXC byte makes it unnecessary to poll the EXC byte after each floating-point in At the end of most operations (FMOVEM and FMOVE excluded), the bits in the are logically combined to form an AEXC value that is logically ORed into the exist byte. This operation creates "sticky" floating- point exception bits in the AEXC byt user needs to poll only once—i.e., at the end of a series of floating-point operation




Figure 1-7. FPSR Accrued Exception Byte

Setting or clearing the AEXC bits neither causes nor prevents an exception. The equations show the comparative relationship between the EXC byte and AE Comparing the current value in the AEXC bit with a combination of bits in the derives a new value in the corresponding AEXC bit. These equations apply to s AEXC bits at the end of each operation affecting the AEXC byte:

New AEXC Bit	= Old AEXC Bit	v	EXC Bits
IOP	= IOP	V	(SNAN V OPERR)
OVFL	= OVFL	V	(OVFL)
UNFL	= UNFL	V	(UNFL L INEX2)
DZ	= DZ	V	(DZ)
INEX	= INEX	V	(INEX1 V INEX2 V OVFL)

instruction.

For the subset of the FPU instructions that generate exception traps, the 32-bit F loaded with the logical address of the instruction before the processor executes floating-point exception handler can use this address to locate the floating-point inst that caused an exception. Since the FPU FMOVE to/from the FPCR, FPSR, or FP FMOVEM instructions cannot generate floating- point exceptions, these instruction modify the FPIAR. A reset or a null-restore operation clears the FPIAR.

## **1.3 SUPERVISOR PROGRAMMING MODEL**

System programers use the supervisor programming model to implement so operating system functions—e.g., I/O control and memory management unit subsystems. The following paragraphs briefly describe the registers in the sup programming model. They can only be accessed via privileged instructions. Table the supervisor registers and the processors not related to paged memory managem information concerning page memory management programming, refer to the specific user's manual. Table 1-2 lists the supervisor registers and the processors re paged memory management.

	68HC000 68HC001		68020					
Registers	68EC000	68010	68EC020	CPU32	68030	68EC030	68040	68EC040
AC1, AC0						x		
ACUSR						x		
CAAR			x		х	x		
CACR			x		х	x	x	x
DACR1, DACR0								x
DFC		x	x	х	х	x	x	x
DTT1, DTT0							x	
IACR1, IACR0								x
ITT1, ITT0							x	
MSP			х		x	x	x	х
SFC		x	х	х	х	x	x	x
SR	х	x	х	х	х	x	x	x
SSP/ISP	х	x	х	х	х	x	x	х
TT1, TT0					х			
VBR		x	х	х	х	х	x	х

AC1, AC0	=	Access Control Registers
ACUSR	=	Access Control Unit Status Register
CAAR	=	Cache Address Register
CACR	=	Cache Control Register
DACR1, DACR0	=	Data Access ControlRegisters
DFC	=	Destination Function Code Register
DTT1, DTT0	=	Data Transparent Translation Registers
IACR1, IACR0	=	Instruction Access Control Registers

ITT1, ITT0 = Instruction Transparent

**Translation Registers** 

MSP = Master Stack Pointer Regist

SFC = Source Function Code Regis

SR = Status Register SSP/ISP = Supervisor and Interrupt Sta

TT1, TT0 = Transparent Translation Reg

VBR = Vector Base Register

~~~		~								
CAL		х								
CRP		х	х							
DRP		х								
PCSR		х								
PMMUSR, MMUSR		х	х	x	x					
SCC		х								
SRP		х	х	х	x					
тс		х	х	х	x					
URP				х	x					
VAL		х								
AC	=	Access Con	trol Register							
CAL	=		ess Level Reg	lister						
CRP	=	CPU Root P	ointer							
DRP	=	DMA Root P	ointer							
PCSR	=	PMMU Cont	rol Register							
PMMUSR	=	Paged Mem	Paged Memory Management Unit Status Register							
MMUSR	=	Memory Ma	nagement Uni	it Status Reg	ister					
SCC	=	Stack Chang	ge Control Re	gister						
SRP	=	Supervisor F	Root Pointer R	Register						

AC	=	Access Control Register
CAL	=	Current Access Level Register
CRP	=	CPU Root Pointer
DRP	=	DMA Root Pointer
PCSR	=	PMMU Control Register
PMMUSR	=	Paged Memory Management Unit Status Register
MMUSR	=	Memory Management Unit Status Register
SCC	=	Stack Change Control Register
SRP	=	Supervisor Root Pointer Register
тс	=	Translation Control Register
URP	=	User Root Pointer
VAL	=	Valid Access Level Register

## 1.3.1 Address Register 7 (A7)

In the supervisor programming model register, A7 refers to the interrupt stack A7'(ISP) and the master stack pointer, A7" (MSP). The supervisor stack pointer is the stack pointer (ISP or MSP). For processors that do not support ISP or MSP, the syste is the system stack pointer (SSP). The ISP and MSP are general- purpose address for the supervisor mode. They can be used as software stack pointers, index regi base address registers. The ISP and MSP can be used for word and long-word ope

## 1.3.2 Status Register

Figure 1-8 illustrates the SR, which stores the processor status and contains the c codes that reflect the results of a previous operation. In the supervisor mode, softw access the full SR, including the interrupt priority mask and additional control bits. The indicate the following states for the processor: one of two trace modes (T1, T0), su or user mode (S), and master or interrupt mode (M). For the MC68000, MC68 MC68008, MC68010, MC68HC000, MC68HC001, and CPU32, only one trac




Figure 1-8. Status Register

## 1.3.3 Vector Base Register (VBR)

The VBR contains the base address of the exception vector table in mem displacement of an exception vector adds to the value in this register, which accevector table.

## **1.3.4 Alternate Function Code Registers (SFC and DFC)**

The alternate function code registers contain 3-bit function codes. Function code considered extensions of the 32-bit logical address that optionally provides as man 4-Gbyte address spaces. The processor automatically generates function codes address spaces for data and programs at the user and supervisor modes instructions use SFC and DFC to specify the function codes for operations.

## 1.3.5 Acu Status Register (MC68EC030 only)

The access control unit status register (ACUSR) is a 16-bit register containing to information returned by execution of the PTEST instruction. The PTEST in searches the access control (AC) registers to determine a match for a specified a match in either or both of the AC registers sets bit 6 in the ACUSR. All other to ACUSR are undefined and must not be used. blocks of logical addresses that are transparently translated to corresponding addresses. These registers are independent of the on-chip MMU. For en controllers, such as the MC68EC030 and MC68EC040, the access control registe are similar in function to the TT registers but just named differently. The AC registe function are to define blocks of address space that control address space propert as cachability. The following paragraphs describe these registers.

#### NOTE

For the paged MMU related supervisor registers, please refer to the appropriate user's manual for specific programming detail.

## **1.3.6.1 TRANSPARENT TRANSLATION/ACCESS CONTROL REGISTER FIELD THE M68030.** Figure 1-9 illustrates the MC68030 transparent translation/MC6 access control register format.

31							24	23					
			ADDRE	SS BASE	1			ADDRES	SS MASI	<			
E	0	0	0	0	CI	R/W	RWM	0	FC E	BASE	0		FC M
15	14	13	12	11	10	9	8	7	6	4	3	2	

## Figure 1-9. MC68030 Transparent Translation/MC68EC030 Access Control R Format

## Address Base

This 8-bit field is compared with address bits A31 – A24. Addresses that mate comparison (and are otherwise eligible) are transparently translated/access comparison (addresses) and a second s

## Address Mask

This 8-bit field contains a mask for the address base field. Setting a bit in this field the corresponding bit of the address base field to be ignored. Blocks of memo than 16 Mbytes can be transparently translated/accessed controlled by setting se ical address mask bits to ones. The low-order bits of this field normally are set is contiguous blocks larger than 16 Mbytes, although this is not required.

1 = Caching inhibited

R/W-Read/Write

- 0 = Only write accesses permitted
- 1 = Only read accesses permitted
- R/WM—Read/Write Mask
  - 0 = R/W field used
  - 1 = R/W field ignored
- FC BASE—Function Code Base

This 3-bit field defines the base function code for accesses to be transparently t with this register. Addresses with function codes that match the FC BASE field otherwise eligible) are transparently translated.

#### FC MASK—Function Code Mask

This 3-bit field contains a mask for the FC BASE field. Setting a bit in this fie the corresponding bit of the FC BASE field to be ignored.

## **1.3.6.2 TRANSPARENT TRANSLATION/ACCESS CONTROL REGISTER FIEL**

**THE M68040.** Figure 1-10 illustrates the MC68040 and MC68LC040 translation/ MC68EC040 access control register format.

31							24	23						
	ADDRESS BASE										ADDRES	SS MASH	<	
E	S FI	ELD	0	0	0	U1	U0	0 CM 0 0 V			W			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	

Figure 1-10. MC68040 and MC68LC040 Transparent Translation/MC68EC040 Control Register Format

#### Address Base

This 8-bit field is compared with address bits A31 – A24. Addresses that mat comparison (and are otherwise eligible) are transparently translated/access comparison (addresses) and a section of the sect

E-Enable

This bit enables and disables transparent translation/access control of the block by this register.

- 0 = Transparent translation/access control disabled
- 1 = Transparent translation/access control enabled
- S—Supervisor/User Mode

This field specifies the use of the FC2 in matching an address.

- 00 = Match only if FC2 is 0 (user mode access)
- 01 = Match only if FC2 is 1 (supervisor mode access)
- 1X = Ignore FC2 when matching

U1, U2—User Page Attributes

The MC68040, MC68E040, MC68LC040 do not interpret these user-defined b external bus transfer results from the access, U0 and U1 are echoed to the U UPA1 signals, respectively.

CM—Cache Mode

This field selects the cache mode and access serialization for a page as follows 00 = Cachable, Writethrough

- 00 = Cachable, writethrough
- 01 = Cachable, Copyback
- 10 = Noncachable, Serialized
- 11 = Noncachable

W-Write Protect

This bit indicates if the block is write protected. If set, write and read-mod accesses are aborted as if the resident bit in a table descriptor were clear.

- 0 = Read and write accesses permitted
- 1 = Write accesses not permitted

## **1.4 INTEGER DATA FORMATS**

The operand data formats supported by the integer unit, as listed in Table 1-3, inclus supported by the MC68030 plus a new data format (16-byte block) for the M instruction. Integer unit operands can reside in registers, memory, or inst themselves. The operand size for each instruction is either explicitly encoded instruction or implicitly defined by the instruction operation.

Binary-Coded Decimal (BCD)	8 Bits	Packed: 2 Digits/Byte; Unpacked: 1 Digit/Byte
Byte Integer	8 Bits	—
Word Integer	16 Bits	_
Long-Word Integer	32 Bits	—
Quad-Word Integer	64 Bits	Any Two Data Registers
16-Byte	128 Bits	Memory Only, Aligned to 16- Byte Boundary

## **1.5 FLOATING-POINT DATA FORMATS**

The following paragraphs describe the FPU's operand data formats. The FPU seven data formats. There are three signed binary integer formats (byte, word, word) that are identical to those supported by the integer unit. The FPU supports the packed decimal real format. The MC68881 and MC68882 support this hardware and the processors starting with the MC68040 support it in software. also supports three binary floating- point formats (single, double, and extended p that fully comply with the IEEE 754 standard. All references in this manual to e precision format imply the double-extended-precision format defined by the I standard.

## 1.5.1 Packed Decimal Real Format

Figure 1-11 illustrates the packed decimal real format which is three long words of a 3-digit base 10 exponent and a 17-digit base 10 mantissa. The first two londigits 15 - 0, are 64 bits and map directly to bit positions 63 - 0 of the extended real format. There are two separate sign bits, one for the exponent, the other mantissa. An extra exponent (EXP3) is defined for overflows that can occur when of from the extended-precision real format to the packed decimal real format.


96									65	
SM	SE	ΥY	EXP 0	EXP 1	EXP 0	(EXP 3)	XXXX	XXXX	DIGIT 16	_
DI	GIT	15	DIGIT 14	DIGIT 13	DIGIT 12	DIGIT 11	DIGIT 10	DIGIT 9	DIGIT 8	
D	IGIT	7	DIGIT 6	DIGIT 5	DIGIT 4	DIGIT 3	DIGIT 2	DIGIT 1	DIGIT 0	
32			•						0	

NOTE: XXXX indicates "don't care", which is zero when written and ignored when read.

## Figure 1-11. Packed Decimal Real Format

## **1.5.2 Binary Floating-Point Formats**

Figure 1-12 illustrates the three binary floating-point data formats. The exponent in the binary floating-point formats is an unsigned binary integer with an implied bias and When subtracting the bias from the exponent's value, the result represents a sign complement power of two. This yields the magnitude of a normalized floating-point when multiplied by the mantissa. A program can execute a CMP instruction that can floating-point numbers in memory using biased exponents, despite the absolute material of the exponents.



## Figure 1-12. Binary Floating-Point Data Formats

Data formats for single- and double-precision numbers differ slightly from the extended-precision numbers in the representation of the mantissa. For all three precision data normalized mantissa is always in the range (1.0...2.0). The extended-precision data represents the entire mantissa, including the explicit integer part bit. Single- and precision data formats represent only a fractional portion of the mantissa (the fract always imply the integer part as one.

#### NOTE

This section specifies ranges using traditional set notation with the format "bound...bound" specifying the boundaries of the range. The bracket types enclosing the range define whether the endpoint is inclusive or exclusive. A square bracket indicates inclusive, and a parenthesis indicates exclusive. For example, the range specification "[1.0...2.0]" defines the range of numbers greater than or equal to 1.0 and less than or equal to 2.0. The range specification "(0.0... + inf)" defines the range of numbers greater than 0.0 and less than positive infinity, but not equal to.

## **1.6 FLOATING-POINT DATA TYPES**

Each floating-point data format supports five, unique, floating-point data in normalized numbers, 2) denormalized numbers, 3) zeros, 4) infinities, and 4 Exponent values in each format represent these special data types. The normal type never uses the maximum or minimum exponent value for a given format, e extended-precision format. The packed decimal real data format does not denormalized numbers.

There is a subtle difference between the definition of an extended- precision numb exponent equal to zero and a single- or double-precision number with an exponent zero. The zero exponent of a single- or double-precision number denormalizes the definition, and the implied integer bit is zero. An extended- precision numbe exponent of zero may have an explicit integer bit equal to one. This results in a non number, though the exponent is equal to the minimum value. For simplicity, the discussion treats all three floating-point formats in the same manner, where an value of zero identifies a denormalized number. However, remember the extendedformat can deviate from this rule. exponent can be zero.

	MIN < EXPONENT < MAX	MANTISSA = ANY BIT PATTERN			
Ţ	SIGN OF MANTISSA. 0 OR 1				

## Figure 1-13. Normalized Number Format

## **1.6.2 Denormalized Numbers**

Denormalized numbers represent real values near the underflow threshold. The of of the underflow for a given data format and operation occurs when the result's expless than or equal to the minimum exponent value. Denormalized numbers can be or negative. For denormalized numbers in single and double precision the implied bit is a zero. In extended precision, the mantissa's MSB, the explicit integer bit, can a zero (see Figure 1-14).



## Figure 1-14. Denormalized Number Format

Traditionally, the detection of underflow causes floating-point number systems to p "flush-to-zero". This leaves a large gap in the number line between the smallest manormalized number and zero. The IEEE 754 standard implements gradual underflor result mantissa is shifted right (denormalized) while the result exponent is increment reaching the minimum value. If all the mantissa bits of the result are shifted off to during this denormalization, the result becomes zero. Usually a gradual underflow I potential underflow damage to no more than a round-off error. This underflow denormalization description ignores the effects of rounding and the user-set rounding modes. Thus, the large gap in the number line created by "flush-to-zero" systems is filled with representable (denormalized) numbers in the IEEE underflow" floating-point number system.

Since the extended-precision data format has an explicit integer bit, a number formatted with a nonzero exponent, less than the maximum value, and a zero integer bit. The IEEE 754 standard does not define a zero integer bit. Such a number unnormalized number. Hardware does not directly support denormalized and unnor numbers, but implicitly supports them by trapping them as unimplemented dat allowing efficient conversion in software.




MANTISSA = 0

- SIGN OF MANTISSA, 0 OR 1

## Figure 1-15. Zero Format

## 1.6.4 Infinities

Infinities can be positive or negative and represent real values that exceed the threshold. A result's exponent greater than or equal to the maximum exponent indicates the overflow for a given data format and operation. This overflow de ignores the effects of rounding and the user-selectable rounding models. For side double-precision infinities the fraction is a zero. For extended-precision infinite mantissa's MSB, the explicit integer bit, can be either one or zero (see Figure 1-1)



## Figure 1-16. Infinity Format

## 1.6.5 Not-A-Numbers

When created by the FPU, NANs represent the results of operations he mathematical interpretation, such as infinity divided by infinity. All operations in NAN operand as an input return a NAN result. When created by the user, NANs cat against unitialized variables and arrays or represent user-defined data types. For e precision NANs, the mantissa's MSB, the explicit integer bit, can be either one or Figure 1-17).



## Figure 1-17. Not-A-Number Format

The FPU implements two different types of NANs identified by the value of the M mantissa for single- and double-precision, and the MSB of the mantissa minu extended-precision. If the bit is set, it is a nonsignaling NAN, otherwise, it is an S

IEEE formats for NANs, the result of setting an SNAN MSB is always a nonsignalir

When the FPU creates a NAN, the NAN always contains the same bit patter mantissa. All bits of the mantissa are ones for any precision. When the user creates any nonzero bit pattern can be stored in the mantissa.

## **1.6.6 Data Format and Type Summary**

Tables 1-4 through 1-6 summarize the data type specifications for single-, doub extended-precision data formats. Packed decimal real formats support all data type denormalized numbers. Table 1-7 summarizes the data types for the packed deci format.

Field Size I	n Bits		
Sign (s)	1		
Biased Exponent (e)	8		
Fraction (f)	23		
Total	32		
Interpretation	of Sign		
Positive Fraction	s = 0		
Negative Fraction	s = 1		
Normalized N	lumbers		
Bias of Biased Exponent	+127 (\$7F)		
Range of Biased Exponent	0 < e < 255 (\$FF)		
Range of Fraction	Zero or Nonzero		
Fraction	1.f		
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{e-127} \times 1.f$		
Denormalized	Numbers		
Biased Exponent Format Minimum	0 (\$00)		
Bias of Biased Exponent	+126 (\$7E)		
Range of Fraction	Nonzero		
Fraction	0.f		
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{-126} \times 0.f$		
Signed Ze	eros		
Biased Exponent Format Minimum	0 (\$00)		
Fraction	0.f = 0.0		
Signed Infi	nities		
Biased Exponent Format Maximum	255 (\$FF)		
Fraction	0.f = 0.0		
NANs			
Sign	Don't Care		
Biased Exponent Format Maximum	255 (\$FF)		
Fraction	Nonzero		
Representation of Fraction Nonsignaling Signaling	0.1xxxxxxxx 0.0xxxxxxxx		
Nonzero Bit Pattern Created by User Fraction When Created by FPCP	xxxxxxxxx 111111111		
Approximate	Ranges		
Maximum Positive Normalized	3.4 × 10 <sup>38</sup>		
Minimum Positive Normalized	1.2×10– <sup>38</sup>		
Minimum Positive Denormalized	1.4×10- <sup>45</sup>		

Field Size	(in Bits)					
Sign (s)	1					
Biased Exponent (e)	11					
Fraction (f)	52					
Total	64					
Interpretati	ion of Sign					
Positive Fraction	s = 0					
Negative Fraction	s = 1					
Normalized	d Numbers					
Bias of Biased Exponent	+1023 (\$3FF)					
Range of Biased Exponent	0 < e < 2047 (\$7FF)					
Range of Fraction	Zero or Nonzero					
Fraction	1.f					
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{e-1023} \times 1.f$					
Denormalize	ed Numbers					
Biased Exponent Format Minimum	0 (\$000)					
Bias of Biased Exponent	+1022 (\$3FE)					
Range of Fraction	Nonzero					
Fraction	0.f					
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{-1022} \times 0.f$					
Signed	Zeros					
Biased Exponent Format Minimum	0 (\$00)					
Fraction (Mantissa/Significand)	0.f = 0.0					
Signed I	nfinities					
Biased Exponent Format Maximum	2047 (\$7FF)					
Fraction	0.f = 0.0					
NA	Ns					
Sign	0 or 1					
Biased Exponent Format Maximum	255 (\$7FF)					
Fraction	Nonzero					
Representation of Fraction Nonsignaling Signaling Nonzero Bit Pattern Created by User Fraction When Created by FPCP	1xxxxxxxx 0xxxxxxxx xxxxxxxxx 111111111					
Approxima	ate Ranges					
Maximum Positive Normalized	18 x 10 <sup>308</sup>					
Minimum Positive Normalized	2.2 x 10– <sup>308</sup>					
Minimum Positive Denormalized	4.9 x 10- <sup>324</sup>					
·						

Field Size	e (in Bits)						
Sign (s)	1						
Biased Exponent (e)	15						
Zero, Reserved (u)	16						
Explicit Integer Bit (j)	1						
Mantissa (f)	63						
Total	96						
Interpretation	of Unused Bits						
Input	Don't Care						
Output	All Zeros						
Interpretat	ion of Sign						
Positive Mantissa	s = 0						
Negative Mantissa	s = 1						
Normalized Numbers							
Bias of Biased Exponent	+16383 (\$3FFF)						
Range of Biased Exponent	0 < = e < 32767 (\$7FFF)						
Explicit Integer Bit	1						
Range of Mantissa	Zero or Nonzero						
Mantissa (Explicit Integer Bit and Fraction)	1.f						
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{e-16383} \times 1.f$						
Denormaliz	ed Numbers						
Biased Exponent Format Minimum	0 (\$0000)						
Bias of Biased Exponent	+16383 (\$3FFF)						
Explicit Integer Bit	0						
Range of Mantissa	Nonzero						
Mantissa (Explicit Integer Bit and Fraction)	0.f						
Relation to Representation of Real Numbers	$(-1)^{s} \times 2^{-16383} \times 0.f$						
Signed Zeros							
Biased Exponent Format Minimum	0 (\$0000)						
Mantissa (Explicit Integer Bit and Fraction)	0.0						
Signed Infinities							
Biased Exponent Format Maximum	32767 (\$7FFF)						
Explicit Integer Bit	Don't Care						
Mantissa (Explicit Integer Bit and Fraction )	x.0000000						
·′	1						

Explicit integer Bit	Bontoalo		
Biased Exponent Format Maximum	32767 (\$7FFF)		
Mantissa	Nonzero		
Representation of Fraction			
Nonsignaling	x.1xxxxxxxx		
Signaling	x.0xxxxxxxx		
Nonzero Bit Pattern Created by User	X.XXXXXXXXX		
Fraction When Created by FPCP	1.111111111		
Approximate Ranges			
Maximum Positive Normalized	$1.2 \times 10^{4932}$		
Minimum Positive Normalized	$1.7 \times 10^{-4932}$		
Minimum Positive Denormalized	$3.7  imes 10^{4951}$		
Approximate Ranges Maximum Positive Normalized Minimum Positive Normalized	$1.2 \times 10^{4932}$ $1.7 \times 10^{-4932}$		

Data Type	SM	SE	Y	Y	3-Digit Exponent	1-Digit Integer	16-Digit Fraction
±Infinity	0/1	1	1	1	\$FFF	\$XXXX	\$0000
<b>±NAN</b>	0/1	1	1	1	\$FFF	\$XXXX	Nonzero
±SNAN	0/1	1	1	1	\$FFF	\$XXXX	Nonzero
+Zero	0	0/1	Х	Х	\$000–\$999	\$XXX0	\$0000
–Zero	1	0/1	Х	Х	\$000-\$999	\$XXX0	\$0000
+In-Range	0	0/1	Х	Х	\$000-\$999	\$XXX0-\$XXX9	\$0001-\$9999
-In-Range	1	0/1	Х	Х	\$000–\$999	\$XXX0-\$XXX9	\$0001-\$9999


Table 1-7. Packed Decimal Real Format Summary

A packed decimal real data format with the SE and both Y bits set, an exponent and a nonzero 16-bit decimal fraction is a NAN. When the FPU uses this format, the of the NAN is moved bit- by-bit into the extended-precision mantissa of a floating-p register. The exponent of the register is set to signify a NAN, and no conversion occ MSB of the most significant digit in the decimal fraction (the MSB of digit 15) is a do as in extended-precision NANs, and the MSB of minus one of digit 15 is the SNAN NAN bit is a zero, then it is an SNAN.

If a non-decimal digit (\$A – \$F) appears in the exponent of a zero, the number is a tr The FPU does not detect non-decimal digits in the exponent, integer, or fraction dig in-range packed decimal real data format. These non-decimal digits are converted to in the same manner as decimal digits; however, the result is probably useless althous repeatable. Since an in-range number cannot overflow or underflow when conv extended precision, conversion from the packed decimal real data format always p normalized extended-precision numbers. Each integer data register is 32 bits wide. Byte and word operands occupy the low 16-bit portions of integer data registers, respectively. Long- word operands occupy 32 bits of integer data registers. A data register that is either a source or destination only uses or changes the appropriate lower 8 or 16 bits (in byte or word operands occupy). The remaining high-order portion does not change and goes unuaddress of the least significant bit (LSB) of a long-word integer is zero, and the M For bit fields, the address of the MSB is zero, and the LSB is the width of the registion on (the offset). If the width of the register plus the offset is greater than 32, the wraps around within the register. Figure 1-18 illustrates the organization of var formats in the data registers.

An example of a quad word is the product of a 32-bit multiply or the quotient of a 32 operation (signed and unsigned). Quad words may be organized in any two interegisters without restrictions on order or pairing. There are no explicit instruction management of this data format, although the MOVEM instruction can be used t quad word into or out of registers.


Binary-coded decimal (BCD) data represents decimal numbers in binary form. there are many BCD codes, the BCD instructions of the M68000 family support two packed and unpacked. In these formats, the LSBs consist of a binary number h numeric value of the corresponding decimal number. In the unpacked BCD form defines one decimal number that has four LSBs containing the binary value undefined MSBs. Each byte of the packed BCD format contains two decimal num least significant four bits contain the least significant decimal number and significant four bits contain the most significant decimal number.



\* IF WIDTH + OFFSET > 32, BIT FIELD WRAPS AROUND WITHIN THE REGISTER.

#### Figure 1-18. Organization of Integer Data Formats in Data Registers

Because address registers and stack pointers are 32 bits wide, address registers caused for byte-size operands. When an address register is a source operand, either order word or the entire long-word operand is used, depending upon the operate When an address register is the destination operand, the entire register becomes a despite the operation size. If the source operand is a word size, it is sign-extended t and then used in the operation to an address register destination. Address register primarily for addresses and address computation support. The instruction set instructions that add to, compare, and move the contents of address registers. Fig illustrates the organization of addresses in address registers.




#### Figure 1-19. Organization of Integer Data Formats in Address Register

alternate function code registers, supervisor function code (SFC) and data func (DFC), are 32-bit registers with only bits 0P2 implemented. These bits contain the space values for the read or write operands of MOVES, PFLUSH, and PTEST ins Values transfer to and from the SFC and DFC by using the MOVEC instruction. long-word transfers; the upper 29 bits are read as zeros and are ignored when wr

# 1.7.2 Organization of Integer Data Formats in Memory

The byte-addressable organization of memory allows lower addresses to corre higher order bytes. The address N of a long-word data item corresponds to the a the highest order wordUs MSB. The lower order word is located at address N + the LSB at address N + 3 (see Figure 1-20). Organization of data formats in n consistent with the M68000 family data organization. The lowest address \$00000000) is the location of the MSB, with each successive LSB located at address (N + 1, N + 2, etc.). The highest address (nearest \$FFFFFFF) is the local LSB.





#### Figure 1-20. Memory Operand Addressing

- 1. A base address that selects one byte in memory.
- A bit field offset that shows the leftmost (base) bit of the bit field in relation MSB of the base byte.
- 3. A bit field width that determines how many bits to the right of the base be the bit field.

The MSB of the base byte is bit field offset 0; the LSB of the base byte is bit field and the LSB of the previous byte in memory is bit field offset -1. Bit field offsets m values between 2 - 31 to 231 - 1, and bit field widths may range from 1 to 32 bits.

A 16-byte block operand, supported by the MOVE16 instruction, has a block of 1 aligned to a 16-byte boundary. An address that can point to any byte in the block s this operand.








Figure 1-21. Memory Organization for Integer Operands

 Table 1-8. MC68040 FPU Data Formats and Data Types

	Data Formats									
Number Types	Single- Precision Real	Double- Precision Real	Extended- Precision Real	Packed- Decimal Real	Byte Integer	Word Integer	Lor Wo Inte			
Normalized	*	*	*	†	*	*	*			
Zero	*	*	*	†	*	*	*			
Infinity	*	*	*	†						
NAN	*	*	*	†						
Denormalized	†	†	†	†						
Unnormalized			†	†						

NOTES:

\* = Data Format/Type Supported by On-Chip MC68040 FPU Hardware

† = Data Format/Type Supported by Software (MC68040FPSP)

Figure 1-22 illustrates the floating-point data format for the single-, double-, and exprecision binary real data organization in memory.




Figure 1-22. Organization of FPU Data Formats in Memory

# ADDRESSING CAPABILITIES

Most operations take asource operand and destination operand, compute them, the result in the destination location. Single-operand operations take a destination compute it, and store the result in the destination location. External micropreferences to memory are either program references that refer to program space references that refer to data space. They access either instruction words or operative instructions and any immediate data operands residing in the instruction stream. Do is the section of memory that contains the program data. Data items in the instruction can be accessed with the program counter relative addressing modes; these classify as program references.

# 2.1 INSTRUCTION FORMAT

M68000 family instructions consist of at least one word; some have as many as Figure 2-1 illustrates the general composition of an instruction. The first wo instruction, called the simple effective address operation word, specifies the leng instruction, the effective addressing mode, and the operation to be perform remaining words, called brief and full extension words, further specify the instruoperands. These words can be floating-point command words, conditional pr immediate operands, extensions to the effective addressing mode specified in the effective address operation word, branch displacements, bit number or specifications, special register specifications, trap operands, pack/unpack consargument counts.

15	0
	TIVE ADDRESS OPERATION WORD PECIFIES OPERATION AND MODES)
	IAL OPERAND SPECIFIERS NY, ONE OR TWO WORDS)
	R SOURCE EFFECTIVE ADDRESS EXTENSION NY, ONE TO SIX WORDS)
	EFFECTIVE ADDRESS EXTENSION NY, ONE TO SIX WORDS)

Figure 2-1. Instruction Word General Format

MOTOROLA

The single effective address operation word format is the basic instruction word (se 2-2). The encoding of the mode field selects the addressing mode. The regist contains the general register number or a value that selects the addressing mode word field contains opcode 111. Some indexed or indirect addressing modes combination of the simple effective address operation word followed by a brief e word. Other indexed or indirect addressing modes consist of the simple effective operation word and a full extension word. The longest instruction is a MOVE instruct a full extension word for both the source and destination effective addresses and eigert extension words. It also contains 32-bit base displacements and 32-bit outer display for both source and destination addresses. Figure 2-2 illustrates the three formats an instruction word; Table 2-1 lists the field definitions for these three formats.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
x	х	x	х	х	x	х	x	x	x		EF	FECTIV	E ADDR	ESS
	^		^	^	^	^		^			MODE			REGI
													-	
					BRIE	F FXTI	ENSIO	N WOF		ЯМАТ				
					BINE									
45		40	40		40	•	0	7	0	-		•	0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	-
D/A	R	EGISTE	R	W/L	SC/	ALE	0				DISPLA	CEMEN	Г	
						гутг								
					FULL	EXIE	INSIO	N WOR	DFOR	(MA I				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
D/A	R	EGISTE	R	W/L	SC	۹LE	1	BS	IS	BD	SIZE	0		I/I
					BASE	DISPLA	CEMEN	T (0, 1, 0	OR 2 WC	ORDS)				
					OUTER	R DISPL	ACEME	NT (0, 1,	OR 2 W	ORDS)				
														-

SINGLE EFFECTIVE ADDRESS OPERATION WORD FORMAT

#### Figure 2-2. Instruction Word Specification Formats

Register	
	Extensions
D/A	Index Register Type 0 = Dn 1 = An
W/L	Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word
Scale	Scale Factor 00 = 1 01 = 2 10 = 4 11 = 8
BS	Base Register Suppress 0 = Base Register Added 1 = Base Register Suppressed
IS	Index Suppress 0 = Evaluate and Add Index Operand 1 = Suppress Index Operand
BD SIZE	Base Displacement Size 00 = Reserved 01 = Null Displacement 10 = Word Displacement 11 = Long Displacement
I/IS	Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunc- tion with Bit 6, Index Suppress

For effective addresses that use a full extension word format, the index suppress (I the index/indirect selection (I/IS) field determine the type of indexing and indire Table 2-2 lists the index and indirect operations corresponding to all combinations I/IS values.

Ŭ	010	manoot i romaoxoa mui viora oator Diopiacomont
0	011	Indirect Preindexed with Long Outer Displacement
0	100	Reserved
0	101	Indirect Postindexed with Null Outer Displacement
0	110	Indirect Postindexed with Word Outer Displacement
0	111	Indirect Postindexed with Long Outer Displacement
1	000	No Memory Indirect Action
1	001	Memory Indirect with Null Outer Displacement
1	010	Memory Indirect with Word Outer Displacement
1	011	Memory Indirect with Long Outer Displacement
1	100–111	Reserved

# 2.2 EFFECTIVE ADDRESSING MODES

Besides the operation code, which specifies the function to be performed, an inside the location of every operand for the function. Instructions specify an location in one of three ways. A register field within an instruction can specify the rebe used; an instruction's effective address field can contain addressing mode inforor the instruction's definition can imply the use of a specific register. Other fields we instruction specify whether the register selected is an address or data register and register is to be used. **Section 1 Introduction** contains detailed register description

An instruction's addressing mode specifies the value of an operand, a register that the operand, or how to derive the effective address of an operand in memor addressing mode has an assembler syntax. Some instructions imply the addressing for an operand. These instructions include the appropriate fields for operands that one addressing mode.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = Dn Dn 000 REG. NO. 0	
DATA REGISTER		

## 2.2.2 Address Register Direct Mode

In the address register direct mode, the effective address field specifies the address containing the operand.


GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = An An 001 REG. NO. 0	
ADDRESS REGISTER		OPERAND

# 2.2.3 Address Register Indirect Mode

In the address register indirect mode, the operand is in memory. The effective add specifies the address register containing the address of the operand in memory.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = (An) (An) 010 REG. NO. 0	
		31
ADDRESS REGISTER		OPERAND POINTER
		POINTS TO
		¥
MEMORY		OPERAND

may support incrementing for any operand size, up to 255 bytes. If the address re the stack pointer and the operand size is byte, the address is incremented by two the stack pointer aligned to a word boundary.




support decrementing for any operand size up to 255 bytes. If the address regis stack pointer and the operand size is byte, the address is decremented by two to stack pointer aligned to a word boundary.


GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = (An)–SIZE – (An) 100 REG. NO. 0	
		31
ADDRESS REGISTER		CONTENTS
OPERAND LENGTH ( 1, 2, OR 4) —		
OPERAND POINTER		CONTENTS
MEMORY		OPERAND

.

address calculations.



eight bits; and the index register's sign-extended contents (possibly scaled). The uspecify the address register, the displacement, and the index register in this mode



index register.

In this mode, the address register, the index register, and the displacement are all of The effective address is zero if there is no specification. This mode provides a data indirect address when there is no specific address register and the index register is register.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:		EA = (An) + (Xn) + bd (bd,An,Xn.SIZE*SCALE) 110 REG. NO. 1,2, OR 3			
			31		
ADDRESS REGISTER			_		CONTENTS
	31			0	↓
BASE DISPLACEMENT	_	SIGN-EXTENDED	VALUE	_	<b>→</b> +
	31			0	
INDEX REGISTER	-	SIGN-EXTENDED V	/ALUE	_	
					$\checkmark$ $\checkmark$
SCALE			SCALE VALUE	_	$\rightarrow X \rightarrow +$
			31		↓
OPERAND POINTER			_		CONTENTS
					POINTS TO
MEMORY			-		OPERAND


displacements and the index register contents are sign-extended to 32 bits.


In the syntax for this mode, brackets enclose the values used to calculate the intermemory address. All four user-specified values are optional. Both the base a displacements may be null, word, or long word. When omitting a displace suppressing an element, its value is zero in the effective address calculation.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS	EA = (An + bd) + Xn.SIZE*S ([bd,An],Xn.SIZE*SCALE.oc 110 REG. NO. : 1,2,3,4, OR 5	SCALE + od I)	
		31	
ADDRESS REGISTER		CONTENTS	
3 BASE DISPLACEMENT	1 SIGN-EXTENDED		<b>↓</b> •(+)
L		31	$\bigvee$
INTERMEDIATE		CONTENTS	
ABBREOG		P	OINTS TO
		31	¥ (
MEMORY		VALUE AT INDIRECT MEMORY A	DRESS
3	1	0	
INDEX REGISTER	SIGN-EXTENDED	VALUE	
-			×
SCALE		SCALE VALUE	$\mathbf{\mathbf{\psi}}$
3	1	0	¥
OUTER DISPLACEMENT	SIGN-EXTENDE	D VALUE	•(+)
		31	¥
OPERAND POINTER		CONTENTS	3
MEMORY		OPERAND	
		L	

and the index register contents are sign-extended to 32 bits.

In the syntax for this mode, brackets enclose the values used to calculate the inter memory address. All four user-specified values are optional. Both the base ar displacements may be null, word, or long word. When omitting a displace suppressing an element, its value is zero in the effective address calculation.






index operand. The value in the PC is the address of the extension word. This is a reference allowed only for reads. The user must include the displacement, the PC, index register when specifying this addressing mode.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION \	VORDS:	EA = (PC) + (Xn) + d8 (d8,PC,Xn.SIZE*SCALE) 111 011 1					
			31				0
PROGRAM COUNTER —					CONTENTS		
	31		7	0		$\checkmark$	
DISPLACEMENT		SIGN EXTENDED	INTEG	ER		→+	
	31			0			
INDEX REGISTER	_	SIGN-EXTENDED \	/ALUE				
					¥	¥	
SCALE			SCALE VAL	UE -	<b>→</b> X)-	→+	
			31			<b>V</b>	0
OPERAND POINTER -					CONTENTS		
					POINTS TO		
					₩		
MEMORY					OPERAND		

.


displacement, and the scaled contents of the sign-extended index register. The va PC is the address of the first extension word. This is a program reference allowe reads.

In this mode, the PC, the displacement, and the index register are optional. The usually the assembler notation ZPC (a zero value PC) to show that the PC is not usuallows the user to access the program space without using the PC in calculating the address. The user can access the program space with a data register indirect a placing ZPC in the instruction and specifying a data register as the index register.



adds the scaled contents of the index register and the optional outer displacement the effective address. The value of the PC used in the calculation is the address of extension word. This is a program reference allowed only for reads.

In the syntax for this mode, brackets enclose the values used to calculate the intermemory address. All four user-specified values are optional. The user must su assembler notation ZPC (a zero value PC) to show the PC is not used. This allows to access the program space without using the PC in calculating the effective addres the base and outer displacements may be null, word, or long word. When or displacement or suppressing an element, its value is zero in the effective calculation.



a long word at immediate indirect memory address and adds the option displacement to yield the effective address. The value of the PC is the address of extension word. This is a program reference allowed only for reads.


In the syntax for this mode, brackets enclose the values used to calculate the intermemory address. All four user-specified values are optional. The user must s assembler notation ZPC showing that the PC is not used. This allows the user to a program space without using the PC in calculating the effective address. Both the outer displacements may be null, word, or long word. When omitting a displace suppressing an element, its value is zero in the effective address calculation.

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA = (bd + PC) + Xn.SIZE*SC. ([bd,PC,Xn.SIZE*SCALE],od) 111 011 1,2,3,4, or 5	ALE + od	
	-	31	
PROGRAM COUNTER			CONTENTS
31		0	$\checkmark$
	SIGN-EXTENDED V		<b>→</b> (+)
			Ύ
	SIGN-EXTENDED V	0	
	SIGN-EXTENDED V	ALUE	
			¥ ¥
SCALE		SCALE VALUE	$\rightarrow$ (X) $\rightarrow$ (+)
		31	$\checkmark$
INTERMEDIATE		INDIRECT	MEMORY ADDRESS
	L		POINTS TO
	3	31	₩
MEMORY		VALUE AT INDIRECT	MEM. ADDRESS IN PROG. SPAC
31		0	$\checkmark$
	SIGN-EXTENDED \		<b>≻</b> (+)
		_	
OPERAND POINTER		31	CONTENTS
MEMORY	[		OPERAND
	L		5. <u>2.</u> , , , , , , , , , , , , , , , , , , ,

GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD: NUMBER OF EXTENSION WORDS:	EA GIVEN (xxx).W 111 000 1				
EXTENSION WORD		31	SIGN-EXTENDED	15 EXTE	0 ENSION VALUE
		31	СС		0
			P	OINTS TO ↓	
MEMORY			0	PERAND	

# 2.2.17 Absolute Long Addressing Mode

In this addressing mode, the operand is in memory, and the operand's address occur two extension words following the instruction word in memory. The first extensi contains the high-order part of the address; the second contains the low-order part address.



MC

GENERATION:OPERAND GIVENASSEMBLER SYNTAX:#<xx>EA MODE FIELD:111EA REGISTER FIELD:100NUMBER OF EXTENSION WORDS:1,2,4, OR 6, EXCEPT FOR PACKED DECIMAL REAL OPERANDS

#### Table 2-3. Immediate Operand Location

Operation Length	Location
Byte	Low-order byte of the extension word.
Word	The entire extension word.
Long Word	High-order word of the operand is in the first extension word; the low-orde word is in the second extension word.
Single-Precision	In two extension words.
Double-Precision	In four extension words.
Extended-Precision	In six extension words.
Packed-Decimal Real	In six extension words.

# 2.3 EFFECTIVE ADDRESSING MODE SUMMARY

Effective addressing modes are grouped according to the use of the mode. Data ad modes refer to data operands. Memory addressing modes refer to memory of Alterable addressing modes refer to alterable (writable) operands. Control ad modes refer to memory operands without an associated size.

These categories sometimes combine to form new categories that are more restric combined classifications are alterable memory (addressing modes that are both and memory addresses) and data alterable (addressing modes that are both alte data). Table 2-4 lists a summary of effective addressing modes and their categories

Address	An	001	reg. no.	—	—	—	Τ
Register Indirect							
Address	(An)	010	reg. no.	X	Х	X	
Address with Postincrement	(An)+	011	reg. no.	X	Х	_	
Address with Predecrement	–(An)	100	reg. no.	X	Х	_	
Address with Displacement	(d <sub>16</sub> ,An)	101	reg. no.	X	Х	X	
Address Register Indirect with Index						1	
8-Bit Displacement	(d <sub>8</sub> ,An,Xn)	110	reg. no.	X	Х	X	
Base Displacement	(bd,An,Xn)	110	reg. no.	X	Х	X	
Memory Indirect						1	+
Postindexed	([bd,An],Xn,od)	110	reg. no.	X	Х	X	
Preindexed	([bd,An,Xn],od)	110	reg. no.	X	Х	X	
Program Counter Indirect						1	
with Displacement	(d <sub>16</sub> ,PC)	111	010	X	Х	X	
Program Counter Indirect with Index						1	+
8-Bit Displacement	(d <sub>8</sub> ,PC,Xn)	111	011	X	Х	X	
Base Displacement	(bd,PC,Xn)	111	011	X	Х	X	
Program Counter Memory Indirect						1	1
Postindexed	([bd,PC],Xn,od)	111	011	X	Х	X	
Preindexed	([bd,PC,Xn],od)	111	011	X	Х	X	
Absolute Data Addressing							+
Short	(xxx).W	111	000	X	Х	X	
Long	(xxx).L	111	000	X	Х	X	
Immediate	# <xxx></xxx>	111	100	Х	Х	-	+

that allows the CPU32, MC68020, MC68030, and MC68040 to distinguish the basic family architecture's new address extensions. Figure 2-3 illustrates these brief word formats. The encoding for SCALE used by the CPU32, MC68020, MC68 MC68040 is a compatible extension of the M68000 family architecture. A value of SCALE is the same encoding for both extension words. Software that uses this er compatible with all processors in the M68000 family. Both brief extension word for not contain the other values of SCALE. Software can be easily migrated in an compatible direction, with downward support only for nonscaled addressing. If the I were to execute an instruction that encoded a scaling factor, the scaling factor ignored and would not access the desired memory address. The earlier microproce not recognize the brief extension word formats implemented by newer processors. they can detect illegal instructions, they do not decode invalid encodings of extension word formats as exceptions.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
D/A	R	EGISTE	R	W/L	0	0	0			DISP	LACEME	ENT INTE	EGER	

#### (a) MC68000, MC68008, and MC68010

15	14	13	12	11	10	9	8	7	6	5	4	3	2
D/A	REGISTER			W/L	SC/	٩LE	0			DISP	LACEME	ENT INTE	EGER

#### (b) CPU32, MC68020, MC68030, and MC68040

#### Figure 2-3. M68000 Family Brief Extension Word Formats

independently of each other. However, at least one element must be active suppressed. When an element is suppressed, it has an effective value of zero.

BR can be suppressed through the BS field of the full extension word format. The e of bits 0-5 in the single effective address word format (see Figure 2-2) selects BR a the PC when using program relative addressing modes, or An when using nonrelative addressing modes. The value of the PC is the address of the extension w the non-program relative addressing modes, BR is the contents of a selected An.

SIZE and SCALE can be used to modify Xn. The W/L field in the full extension format the size of Xn as a word or long word. The SCALE field selects the scaling factor, so value of the Xn left multiplying the value by 1, 2, 4, or 8, respectively, without changing the value. Scaling can be used to calculate the address of arrayed straight Figure 2-4 illustrates the scaling of an Xn.

The bd and od can be either word or long word. The size of od is selected through the encoding of the I/IS field in the full extension word format (refer to Table 2-2). There main modes of operation that use these four elements in different ways: no memory action and memory indirect. The od is provided only for using memory indirect ad modes of which there are three types: with preindex, with postindex, and wi suppressed.





Figure 2-4. Addressing Array Items

MOTOROLA

M68000 FAMILY PROGRAMMER'S REFERENCE MANUAL

BR	Xn	bd	Addressing Mode
S	S	S	Not Applicable
S	S	Α	Absolute Addressing Mode
S	А	S	Register Indirect
S	А	Α	Register Indirect with Constant Index
An	S	S	Address Register Indirect
An	S	А	Address Register Indirect with Constant Index
An	А	S	Address Register Indirect with Variable Index
An	А	А	Address Register Indirect with Constant and Variable Index
PC	S	S	PC Relative
PC	S	А	PC Relative with Constant Index
PC	А	S	PC Relative with Variable Index
PC	А	А	PC Relative with Constant and Variable Index

NOTE: S indicates suppressed and A indicates active.



.

### Figure 2-5. No Memory Indirect Action

There are three types of memory indirect modes: pre-index, post-index, and inde suppressed. Xn and its modifiers can be allocated to determine either the address of (pre-index) or to the address of the second operand (post-index).

2.5.2.1 MEMORY INDIRECT WITH PREINDEX. The Xn is allocated to deter address of the IMP. Figure 2-6 illustrates the memory indirect with pre-indexing m

Xn	bd	od	IMP Addressing Mode	Operand Addressing I
А	S	S	Register Indirect	Memory Pointer Directly to Data
А	S	A	Register Indirect	Memory Pointer as Base with Dis to Data Operand
А	Α	S	Register Indirect with Constant Index	Memory Pointer Directly to Data
А	А	А	Register Indirect with Constant Index	Memory Pointer as Base with Dis to Data Operand
А	S	S	Address Register Indirect with Variable Index	Memory Pointer Directly to Data
А	S	А	Address Register Indirect with Variable Index	Memory Pointer as Base with Dis to Data Operand
А	А	S	Address Register Indirect with Constant and Variable Index	Memory Pointer Directly to Data
А	A	А	Address Register Indirect with Constant and Variable Index	Memory Pointer as Base with Dis to Data Operand
А	S	S	PC Relative with Variable Index	Memory Pointer Directly to Data
А	S	А	PC Relative with Variable Index	Memory Pointer as Base with Dis to Data Operand
А	А	S	PC Relative with Constant and Variable Index	Memory Pointer Directly to Data
А	А	А	PC Relative with Constant and Variable Index	Memory Pointer as Base with Dis to Data Operand
	A A A A A A A A A A A	ASAAAAAAASAAAAAAAAASAAASAAAAAAAAAAAAAAAAAA	ASSASAAASAAAASSASAAASAASAASAASASSASSASAASAAASAASAASAASAAS	ASSRegister IndirectASARegister IndirectAASRegister Indirect with Constant IndexAASRegister Indirect with Constant IndexAAARegister Indirect with Constant IndexAAARegister Indirect with Constant IndexASSAddress Register Indirect with Variable IndexASAAddress Register Indirect with Variable IndexASAAddress Register Indirect with Constant and Variable IndexAASAddress Register Indirect with Constant and Variable IndexAAAPC Relative with Variable IndexASSPC Relative with Variable IndexAASPC Relative with Constant and Variable IndexAASPC Relative with Constant and Variable IndexAASPC Relative with Constant and Variable IndexAAAPC Relative with Constant and Variable Index

NOTE: S indicates suppressed and A indicates active.




Figure 2-6. Memory Indirect with Preindex

**2.5.2.2 MEMORY INDIRECT WITH POSTINDEX.** The Xn is allocated to evaluaddress of the second operand. Figure 2-7 illustrates the memory indirect with post-mode.

BR	Xn	bd	od	IMP Addressing Mode	Operand Addressing M
S	Α	S	S	—	_
S	Α	S	Α	—	_
S	А	A	S	Absolute Addressing Mode	Memory Pointer with Variable Inde
S	А	A	A	Absolute Addressing Mode	Memory Pointer with Constant and Index to Data Operand
An	А	s	S	Address Register Indirect	Memory Pointer with Variable Inde
An	А	S	A	Address Register Indirect	Memory Pointer with Constant and Index to Data Operand
An	A	A	S	Address Register Indirect with Constant Index	Memory Pointer with Variable Inde
An	А	Α	А	Address Register Indirect with Constant Index	Memory Pointer with Constant and Index to Data Operand
PC	Α	S	S	PC Relative	Memory Pointer with Variable Inde
PC	Α	S	A	PC Relative	Memory Pointer with Constant and Index to Data Operand
PC	Α	A	S	PC Relative with Constant Index	Memory Pointer with Variable Inde Data Operand
PC	А	А	A	PC Relative with Constant Index	Memory Pointer with Constant and Index to Data Operand

NOTE: S indicates suppressed and A indicates active.




Figure 2-7. Memory Indirect with Postindex

**2.5.2.3 MEMORY INDIRECT WITH INDEX SUPPRESSED.** The Xn is suppressed 2-8 illustrates the memory indirect with index suppressed mode.

Xn	bd	od	IMP Addressing Mode	Operand Addressing I
S	S	S	_	_
S	S	Α	_	_
S	A	S	Absolute Addressing Mode	Memory Pointer Directly to Data
S	A	A	Absolute Addressing Mode	Memory Pointer as Base with Di- to Data Operand
S	S	S	Address Register Indirect	Memory Pointer Directly to Data
S	S	A	Address Register Indirect	Memory Pointer as Base with Di- to Data Operand
S	A	S	Address Register Indirect with Constant Index	Memory Pointer Directly to Data
S	A	A	Address Register Indirect with Constant Index	Memory Pointer as Base with Di- to Data Operand
S	S	S	PC Relative	Memory Pointer Directly to Data
S	S	А	PC Relative	Memory Pointer as Base with Di- to Data Operand
S	Α	S	PC Relative with Constant Index	Memory Pointer Directly to Data
S	A	A	PC Relative with Constant Index	Memory Pointer as Base with Di- to Data Operand
	S           S           S           S           S           S           S           S           S           S           S           S           S           S           S           S           S           S           S           S	SSSASASSSASASASSSSSA	SSSSSASASSAASSSSASSAASSSSSSSSASSASASSASSASSASSAS	S       S       S       A       —         S       S       A       S       Absolute Addressing Mode         S       A       S       Absolute Addressing Mode         S       A       A       Absolute Addressing Mode         S       A       A       Absolute Addressing Mode         S       S       S       Address Register Indirect         S       S       A       Address Register Indirect with Constant Index         S       A       A       Address Register Indirect with Constant Index         S       A       A       Address Register Indirect with Constant Index         S       S       S       PC Relative         S       S       A       PC Relative         S       A       S       PC Relative

NOTE: S indicates suppressed and A indicates active.





Figure 2-8. Memory Indirect with Index Suppress


Address register seven (A7) is the system stack pointer. Either the user stack pointer the interrupt stack pointer (ISP), or the master stack pointer (MSP) is active at any of Refer to **Section 1 Introduction** for details on these stack pointers. To keep data system stack aligned for maximum efficiency, the active stack pointer is autor decremented or incremented by two for all byte-size operands moved to or from the In long-word-organized memory, aligning the stack pointer on a long-word significantly increases the efficiency of stacking exception frames, subroutine correturns, and other stacking operations.

The user can implement stacks with the address register indirect with postincrem predecrement addressing modes. With an address register the user can implement that fills either from high memory to low memory or from low memory to high Important consideration are:

- Use the predecrement mode to decrement the register before using its content pointer to the stack.
- Use the postincrement mode to increment the register after using its contents pointer to the stack.
- Maintain the stack pointer correctly when byte, word, and long-word items mix stacks.

To implement stack growth from high memory to low memory, use -(An) to push dat stack and (An) + to pull data from the stack. For this type of stack, after either a p pull operation, the address register points to the top item on the stack.







# 2.6.2 Queues

The user can implement queues, groups of information waiting to be processed address register indirect with postincrement or predecrement addressing modes pair of address registers, the user implements a queue that fills either from high m low memory or from low memory to high memory. Two registers are used bec queues get pushed from one end and pulled from the other. One address register the put pointer; the other register the get pointer. To implement growth of the queue memory to high memory, use the put address register to put data into the queue an address register to get data from the queue.

After a put operation, the put address register points to the next available spa queue; the unchanged get address register points to the next item to be removed queue. After a get operation, the get address register points to the next item to be from the queue; the unchanged put address register points to the next available sp queue. .



To implement the queue as a circular buffer, the relevant address register should be and adjusted. If necessary, do this before performing the put or get operation. So the buffer length (in bytes) from the register adjusts the address register. To in growth of the queue from high memory to low memory, use the put address register to put data into the queue and get address register indirect to get data from the queue



To implement the queue as a circular buffer, the get or put operation should be perfirst. Then the relevant address register should be checked and adjusted, if ne Adding the buffer length (in bytes) to the address register contents adjusts the register.

# INSTRUCTION SET SUMMARY

This section briefly describes the M68000 family instruction set, using Motorola,s language syntax and notation. It includes instruction set details such as notation ar selected instruction examples, and an integer condition code discussion. The concludes with a discussion of floating-point details such as computational conditional test definitions, an explanation of the operation table, and a discussior numbers (NANs) and postprocessing.

# **3.1 INSTRUCTION SUMMARY**

Instructions form a set of tools that perform the following types of operations:

Data Movement Integer Arithmetic Logical Operations Shift and Rotate Operations Bit Manipulation Bit Field Manipulation Binary-Coded Decimal Arithmetic

Program Control System Control Cache Maintenance Multiprocessor Communications Memory Management Floating-Point Arithmetic

The following paragraphs describe in detail the instruction for each type of operat 3-1 lists the notations used throughout this manual. In the operand syntax statement instruction definitions, the operand on the right is the destination operand.

÷	Arithmetic division or conjunction symbol.
~	Invert; operand is logically complemented.
Λ	Logical AND
V	Logical OR
Ð	Logical exclusive OR
$\rightarrow$	Source operand is moved to destination operand.
$\leftarrow \rightarrow$	Two operands are exchanged.
<op></op>	Any double-operand operation.
<operand>tested</operand>	Operand is compared to zero and the condition codes are set appropriately.
sign-extended	All bits of the upper portion are made equal to the high-order bit of the lower portion.
	Other Operations
TRAP	$ \begin{array}{ } \mbox{Equivalent to Format +Offset Word \rightarrow (SSP); SSP - 2 \rightarrow SSP; PC \rightarrow (SSP); SSP - 4 \rightarrow \rightarrow (SSP); SSP - 2 \rightarrow SSP; (Vector) \rightarrow PC \end{array} $
STOP	Enter the stopped state, waiting for interrupts.
<operand>10</operand>	The operand is BCD; operations are performed in decimal.
If <condition> then <operations> else <operations></operations></operations></condition>	Test the condition. If true, the operations after "then"are performed. If the condition is fals optional "else"clause is present, the operations after "else"are performed. If the condition and else is omitted, the instruction performs no operation. Refer to the Bcc instruction d as an example.
	Register Specifications
An	Any Address Register n (example: A3 is address register 3)
Ax, Ay	Source and destination address registers, respectively.
Dc	Data register D7–D0, used during compare.
Dh, Dl	Data register's high- or low-order 32 bits of product.
Dn	Any Data Register n (example: D5 is data register 5)
Dr, Dq	Data register's remainder or quotient of divide.
Du	Data register D7–D0, used during update.
Dx, Dy	Source and destination data registers, respectively.
MRn	Any Memory Register n.
Rn	Any Address or Data Register
Rx, Ry	Any source and destination registers, respectively.
Xn	Index Register

B, W, L	Specifies a signed integer data type (twos complement) of byte, word, or long word.
D	Double-precision real data format (64 bits).
k	A twos complement signed integer (-64 to +17) specifying a number's format to be stopacked decimal format.
Р	Packed BCD real data format (96 bits, 12 bytes).
S	Single-precision real data format (32 bits).
Х	Extended-precision real data format (96 bits, 16 bits unused).
– inf	Negative Infinity
	Subfields and Qualifiers
# <xxx> or #<data></data></xxx>	Immediate data following the instruction word(s).
()	Identifies an indirect address in a register.
[]	Identifies an indirect address in memory.
bd	Base Displacement
CCC	Index into the MC68881/MC68882 Constant ROM
d <sub>n</sub>	Displacement Value, n Bits Wide (example: d <sub>16</sub> is a 16-bit displacement).
LSB	Least Significant Bit
LSW	Least Significant Word
MSB	Most Significant Bit
MSW	Most Significant Word
od	Outer Displacement
SCALE	A scale factor (1, 2, 4, or 8 for no-word, word, long-word, or quad-word scaling, respe
SIZE	The index register's size (W for word, L for long word).
{offset:width}	Bit field selection.
	Register Names
CCR	Condition Code Register (lower byte of status register)
DFC	Destination Function Code Register
FPcr	Any Floating-Point System Control Register (FPCR, FPSR, or FPIAR)
FPm, FPn	Any Floating-Point Data Register specified as the source or destination, respectively.
IC, DC, IC/DC	Instruction, Data, or Both Caches
MMUSR	MMU Status Register
PC	Program Counter
Rc	Any Non Floating-Point Control Register
SFC	Source Function Code Register
SR	Status Register
<u>.</u>	

FC       Function Code         N       Negative Bit in CCR         U       Undefined, Reserved for Motorola Use.         V       Overflow Bit in CCR         X       Extend Bit in CCR         Z       Zero Bit in CCR         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          SP          Active Address <label>       Assemble Program Label         <li>       List of registers, for example D3–D0.         LB       Lower Bound</li></label>	00	
U       Undefined, Reserved for Motorola Use.         V       Overflow Bit in CCR         X       Extend Bit in CCR         Z       Zero Bit in CCR         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          SSP         Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          Stack Pointer          User Stack Pointer          List of registers, for example D3–D0.	FC	Function Code
V       Overflow Bit in CCR         X       Extend Bit in CCR         Z       Zero Bit in CCR         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          SSP          Miscellaneous              Assemble Program Label          List of registers, for example D3–D0.	N	Negative Bit in CCR
X       Extend Bit in CCR         Z       Zero Bit in CCR         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          Miscellaneous                             USP       User Stack Pointer	U	Undefined, Reserved for Motorola Use.
Z       Zero Bit in CCR         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          Second	V	Overflow Bit in CCR
—       Not Affected or Applicable.         —       Not Affected or Applicable.         Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          SSP         Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          Stack Pointer          User Stack Pointer          User Stack Pointer          List Pointer          List of registers, for example D3–D0.	Х	Extend Bit in CCR
Stack Pointers         ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer          Miscellaneous              Assemble Program Label          List of registers, for example D3–D0.	Z	Zero Bit in CCR
ISP       Supervisor/Interrupt Stack Pointer         MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer         Miscellaneous	_	Not Affected or Applicable.
MSP       Supervisor/Master Stack Pointer         SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer         Miscellaneous <ea>       Effective Address         <label>       Assemble Program Label         <li>List of registers, for example D3–D0.</li></label></ea>		Stack Pointers
SP       Active Stack Pointer         SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer         Miscellaneous <ea>       Effective Address         <label>       Assemble Program Label         <li>list&gt;       List of registers, for example D3–D0.</li></label></ea>	ISP	Supervisor/Interrupt Stack Pointer
SSP       Supervisor (Master or Interrupt) Stack Pointer         USP       User Stack Pointer         Miscellaneous <ea>       Effective Address         <label>       Assemble Program Label         <li><li><li>tist of registers, for example D3–D0.</li></li></li></label></ea>	MSP	Supervisor/Master Stack Pointer
USP     User Stack Pointer       Miscellaneous <ea>     Effective Address       <label>     Assemble Program Label       <li><li>     List of registers, for example D3–D0.</li></li></label></ea>	SP	Active Stack Pointer
Miscellaneous <ea>     Effective Address       <label>     Assemble Program Label       <li><li><li>     List of registers, for example D3–D0.</li></li></li></label></ea>	SSP	Supervisor (Master or Interrupt) Stack Pointer
<ea>       Effective Address         <label>       Assemble Program Label         <li><li>list&gt;       List of registers, for example D3–D0.</li></li></label></ea>	USP	User Stack Pointer
<label>     Assemble Program Label       <li>st&gt;     List of registers, for example D3–D0.</li></label>		Miscellaneous
<li><li>List of registers, for example D3–D0.</li></li>	<ea></ea>	Effective Address
	<label></label>	Assemble Program Label
LB Lower Bound	<list></list>	List of registers, for example D3–D0.
	LB	Lower Bound
m Bit m of an Operand	m	Bit m of an Operand
m-n Bits m through n of Operand	m–n	Bits m through n of Operand
UB Upper Bound	UB	Upper Bound

and ensure that only valid address manipulations are executed. In addition to th MOVE instructions, there are several special data movement instructions: I MOVEM, MOVEP, MOVEQ, EXG, LEA, PEA, LINK, and UNLK. The MOVE16 instan MC68040 extension to the M68000 instruction set.

The FMOVE instructions move operands into, out of, and between floating-pregisters. FMOVE also moves operands to and from the floating-point contro (FPCR), floating-point status register (FPSR), and floating-point instruction address (FPIAR). For operands moved into a floating-point data register, FSMOVE and explicitly select single- and double-precision rounding of the result, respectively. I moves any combination of either floating-point data registers or floating-point registers. Table 3-2 lists the general format of these integer and floating-point movement instructions.

		FPm, <ea> <ea>,FPcr FPcr,<ea></ea></ea></ea>	B, W, L, S, D, X, P 32 32	
	FSMOVE, FDMOVE	FPm,FPn <ea>,FPn</ea>	X B, W, L, S, D, X	Source $\rightarrow$ Destination; round destination to sing double precision.
	FMOVEM	<ea>,<list><sup>1</sup> <ea>,Dn <list><sup>1</sup>,<ea> Dn,<ea></ea></ea></list></ea></list></ea>	32, X X 32, X X	Listed Registers $\rightarrow$ Destination Source $\rightarrow$ Listed Registers
Ī	LEA	<ea>,An</ea>	32	$\langle ea \rangle \rightarrow An$
Ī	LINK	An,# <d></d>	16, 32	SP – 4 $\rightarrow$ SP; An $\rightarrow$ (SP); SP $\rightarrow$ An, SP + D $\rightarrow$
	MOVE MOVE16 MOVEA	<ea>,<ea> <ea>,<ea> <ea>,An</ea></ea></ea></ea></ea>	8, 16, 32 16 bytes 16, 32 → 32	Source $\rightarrow$ Destination Aligned 16-Byte Block $\rightarrow$ Destination
	MOVEM	list, <ea> <ea>,list</ea></ea>	16, 32 16, 32 → 32	Listed Registers $\rightarrow$ Destination Source $\rightarrow$ Listed Registers
	MOVEP	Dn, (d <sub>16</sub> ,An) (d <sub>16</sub> ,An),Dn	16, 32	$ \begin{array}{l} Dn \ 31-24 \rightarrow (An + d_n); \ Dn \ 23-16 \rightarrow (An + d_n + Dn \ 15-8 \rightarrow (An + d_n + 4); \ Dn \ 7-0 \rightarrow (An + d_n + 4); \\ (An + d_n) \rightarrow Dn \ 31-24; \ (An + d_n + 2) \rightarrow Dn \ 23-6; \\ (An + d_n + 4) \rightarrow Dn \ 15-8; \ (An + d_n + 6) \rightarrow Dn \ 7-6; \\ \end{array} $
ľ	MOVEQ	# <data>,Dn</data>	$8 \rightarrow 32$	Immediate Data $\rightarrow$ Destination
ł	PEA	<ea></ea>	32	$SP - 4 \rightarrow SP; \langle ea \rangle \rightarrow (SP)$
	UNLK	An	32	An $\rightarrow$ SP; (SP) $\rightarrow$ An; SP + 4 $\rightarrow$ SP

NOTE: A register list includes any combination of the eight floating-point data registers or any combination o three control registers (FPCR, FPSR, and FPIAR). If a register list mask resides in a data register, or floating-point data registers may be specified.

### **3.1.2 Integer Arithmetic Instructions**

The integer arithmetic operations include four basic operations: ADD, SUB, MUL, a They also include CMP, CMPM, CMP2, CLR, and NEG. The instruction set includ CMP, and SUB instructions for both address and data operations with all operand siz for data operations. Address operands consist of 16 or 32 bits. The CLR ar instructions apply to all sizes of data operands. Signed and unsigned MUL a instructions include:

- Word multiply to produce a long-word product.
- Long-word multiply to produce a long-word or quad-word product.
- Long word divided by a word divisor (word quotient and word remainder).
- Long word or quad word divided by a long-word divisor (long-word quotient an word remainder).

Instruction	Operand Syntax	Operand Size	Operation
ADD ADDA	Dn, <ea> <ea>,Dn <ea>,An</ea></ea></ea>	8, 16, 32 8, 16, 32 16, 32	Source + Destination $\rightarrow$ Destination
ADDI ADDQ	# <data>,<ea> #<data>,<ea></ea></data></ea></data>	8, 16, 32 8, 16, 32	Immediate Data + Destination $\rightarrow$ Destinati
ADDX	Dn,Dn –(An), –(An)	8, 16, 32 8, 16, 32	Source + Destination + $X \rightarrow$ Destination
CLR	<ea></ea>	8, 16, 32	$0 \rightarrow \text{Destination}$
CMP CMPA	<ea>,Dn <ea>,An</ea></ea>	8, 16, 32 16, 32	Destination – Source
CMPI	# <data>,<ea></ea></data>	8, 16, 32	Destination – Immediate Data
СМРМ	(An)+,(An)+	8, 16, 32	Destination – Source
CMP2	<ea>,Rn</ea>	8, 16, 32	Lower Bound $\rightarrow$ Rn $\rightarrow$ Upper Bound
DIVS/DIVU DIVSL/DIVUL	<ea>,Dn <ea>,Dr–Dq <ea>,Dq <ea>,Dr–Dq</ea></ea></ea></ea>	$\begin{array}{c} 32\div16\rightarrow16,16\\ 64\div32\rightarrow32,32\\ 32\div32\rightarrow32\\ 32\div32\rightarrow32,32 \end{array}$	Destination $\div$ Source $\rightarrow$ Destination (Signed or Unsigned Quotient, Remainder
EXT EXTB	Dn Dn Dn	$\begin{array}{c} 8 \rightarrow 16 \\ 16 \rightarrow 32 \\ 8 \rightarrow 32 \end{array}$	Sign-Extended Destination $\rightarrow$ Destination
MULS/MULU	<ea>,Dn <ea>,Dl <ea>,Dh–Dl</ea></ea></ea>	$\begin{array}{c} 16 \text{ x } 16 \rightarrow 32 \\ 32 \text{ x } 32 \rightarrow 32 \\ 32 \text{ x } 32 \rightarrow 64 \end{array}$	Source x Destination $\rightarrow$ Destination (Signed or Unsigned)
NEG	<ea></ea>	8, 16, 32	$0 - Destination \rightarrow Destination$
NEGX	<ea></ea>	8, 16, 32	$0 - Destination - X \rightarrow Destination$
SUB SUBA	<ea>,Dn Dn,<ea> <ea>,An</ea></ea></ea>	8, 16, 32 8, 16, 32 16, 32	Destination = Source $\rightarrow$ Destination
SUBI SUBQ	# <data>,<ea> #<data>,<ea></ea></data></ea></data>	8, 16, 32 8, 16, 32	Destination – Immediate Data $\rightarrow$ Destinati
SUBX	Dn,Dn –(An), –(An)	8, 16, 32 8, 16, 32	Destination – Source – $X \rightarrow$ Destination

Instruction	Operand Syntax	Operand Size	Operation
AND	<ea>,Dn Dn,<ea></ea></ea>	8, 16, 32 8, 16, 32	Source $\Lambda$ Destination $\rightarrow$ Destination
ANDI	# <data>,<ea></ea></data>	8, 16, 32	Immediate Data $\Lambda$ Destination $\rightarrow$ Destination
EOR	Dn, <ea></ea>	8, 16, 32	Source $\oplus$ Destination $\rightarrow$ Destination
EORI	# <data>,<ea></ea></data>	8, 16, 32	Immediate Data $\oplus$ Destination $\rightarrow$ Destination
NOT	<ea></ea>	8, 16, 32	~ Destination $\rightarrow$ Destination
OR	<ea>,Dn Dn,<ea></ea></ea>	8, 16, 32	Source V Destination $\rightarrow$ Destination
ORI	# <data>,<ea></ea></data>	8, 16, 32	Immediate Data V Destination $\rightarrow$ Destination

 Table 3-4. Logical Operation Format

### 3.1.4 Shift and Rotate Instructions

The ASR, ASL, LSR, and LSL instructions provide shift operations in both direction ROR, ROL, ROXR, and ROXL instructions perform rotate (circular shift) operation and without the CCR extend bit (X-bit). All shift and rotate operations can be perfore ither registers or memory.

Register shift and rotate operations shift all operand sizes. The shift count can be s in the instruction operation word (to shift from 1 - 8 places) or in a register (module count).

Memory shift and rotate operations shift word operands one bit position only. The instruction exchanges the 16-bit halves of a register. Fast byte swapping is possible the ROR and ROL instructions with a shift count of eight, enhancing the performan shift/rotate instructions. Table 3-5 is a summary of the shift and rotate operations. 3-5, C and X refer to the C-bit and X- bit in the CCR.

Dn, Dn # ⟨data⟩, Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn #⟨data⟩, Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # (data), Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # (data), Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # (data), Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # ⟨data⟩, Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # (data), Dn ea	8, 16, 32 8, 16, 32 16	
Dn, Dn # (data), Dn ea	8, 16, 32 8, 16, 32 16	
Dn	32	MSW LSW
	# (data), Dn ea         Dn, Dn # (data), Dn ea	# (data), Dn ea       8, 16, 32 16         Dn, Dn # (data), Dn ea       8, 16, 32 16         Dn, Dn ea       8, 16, 32 16         Dn, Dn # (data), Dn ea       8, 16, 32 16         Dn, Dn ea       8, 16, 32 

NOTE: X indicates the extend bit and C the carry bit in the CCR.

operations; Z refers to the zero bit of the CCR.

Instruction	Operand Syntax	Operand Size	Operation
BCHG	Dn, <ea></ea>	8, 32	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z <math>\rightarrow</math></bit>
	# <data>,<ea></ea></data>	8, 32	Bit of Destination
BCLR	Dn, <ea></ea>	8, 32	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z;</bit>
	# <data>,<ea></ea></data>	8, 32	$0 \rightarrow Bit of Destination$
BSET	Dn, <ea></ea>	8, 32	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z;</bit>
	# <data>,<ea></ea></data>	8, 32	$1 \rightarrow Bit of Destination$
BTST	Dn, <ea></ea>	8, 32	~ ( <bit number=""> of Destination) <math>\rightarrow</math> Z</bit>
	# <data>,<ea></ea></data>	8, 32	

Table 3-6. Bit Manipulation Operation Format

### 3.1.6 Bit Field Instructions

The M68000 family architecture supports variable-length bit field operations on fiel to 32 bits. The BFINS instruction inserts a value into a bit field. BFEXTU and B extract a value from the field. BFFFO finds the first set bit in a bit field. Also incluinstructions analogous to the bit manipulation operations: BFTST, BFSET, BFC BFCHG. Table 3-7 summarizes bit field operations.

Instruction	Operand Syntax	Operand Size	Operation
BFCHG	<ea> {offset:width}</ea>	1–32	~ Field $\rightarrow$ Field
BFCLR	<ea> {offset:width}</ea>	1–32	$0$ 's $\rightarrow$ Field
BFEXTS	<ea> {offset:width}, Dn</ea>	1–32	Field $\rightarrow$ Dn; Sign-Extended
BFEXTU	<ea> {offset:width}, Dn</ea>	1–32	Field $\rightarrow$ Dn; Zero-Extended
BFFFO	<ea> {offset:width}, Dn</ea>	1–32	Scan for First Bit Set in Field; Offset $\rightarrow$ Dr
BFINS	Dn, <ea> {offset:width}</ea>	1–32	$Dn \rightarrow Field$
BFSET	<ea> {offset:width}</ea>	1–32	$1's \rightarrow Field$
BFTST	<ea> {offset:width}</ea>	1–32	Field MSB $\rightarrow$ N; ~ (OR of All Bits in Field)

Table 3-7. Bit Field Operation Format

NOTE: All bit field instructions set the CCR N and Z bits as shown for BFTST before performing the specified

Table 3-8 X refers to the X-bit in the CCR.

Instruction	Operand Syntax	<b>Operand Size</b>	Operation
ABCD	Dn,Dn –(An), –(An)	8 8	Source <sub>10</sub> + Destination <sub>10</sub> + X $\rightarrow$ Destination
NBCD	<ea></ea>	8	$0 - \text{Destination}_{10} - X \rightarrow \text{Destination}$
PACK	–(An), –(An) # <data> Dn,Dn,#<data></data></data>	$\begin{array}{c} 16 \rightarrow 8 \\ 16 \rightarrow 8 \end{array}$	Unpackaged Source + Immediate Data $\rightarrow$ Packed Destination
SBCD	Dn,Dn –(An), –(An)	8 8	$Destination_{10}$ – $Source_{10}$ – $X \rightarrow Destination$
UNPK	–(An),–(An) # <data></data>	$8 \rightarrow 16$	Packed Source $\rightarrow$ Unpacked Source
	Dn,Dn,# <data></data>	$8 \rightarrow 16$	Unpacked Source + Immediate Data $\rightarrow$ Unpacked Destination

 Table 3-8. Binary-Coded Decimal Operation Format

#### **3.1.8 Program Control Instructions**

A set of subroutine call and return instructions and conditional and uncondition instructions perform program control operations. Also included are test operand in (TST and FTST), which set the integer or floating-point condition codes for use program and system control instructions. NOP forces synchronization of the pipelines. Table 3-9 summarizes these instructions.

			If Dn $\rightarrow$ –1, Then PC + d <sub>n</sub> $\rightarrow$ PC
Scc, FScc	<ea></ea>	8	If Condition True, Then 1's $\rightarrow$ Destination; Else 0's $\rightarrow$ Destination
		llussa	
		Uncon	ditional
BRA	<label></label>	8, 16, 32	$PC + d_n \rightarrow PC$
BSR	<label></label>	8, 16, 32	$SP-4 \rightarrow SP; PC \rightarrow (SP); PC + d_n \rightarrow PC$
JMP	<ea></ea>	none	Destination $\rightarrow$ PC
JSR	<ea></ea>	none	SP – 4 $\rightarrow$ SP; PC $\rightarrow$ (SP); Destination $\rightarrow$ PC
NOP	none	none	$PC + 2 \rightarrow PC$ (Integer Pipeline Synchronized)
FNOP	none	none	PC + 4 $\rightarrow$ PC (FPU Pipeline Synchronized)
		urns	
RTD	# <data></data>	16	$(SP) \to PC;  SP + 4 + d_n \to SP$
RTR	none	none	$(SP) \rightarrow CCR; SP + 2 \rightarrow SP; (SP) \rightarrow PC; SP + 4 -$
RTS	none	none	$(SP) \rightarrow PC; SP + 4 \rightarrow SP$
	perand		
TST	<ea></ea>	8, 16, 32	Set Integer Condition Codes
FTST	<ea></ea>	B, W, L, S, D, X, P	Set Floating-Point Condition Codes
	FPn	Х	

Letters cc in the integer instruction mnemonics Bcc, DBcc, and Scc specify testing one of the following condition

CC—Carry clear	GE—Greater than or equal
LS—Lower or same	PL—Plus
CS—Carry set	GT—Greater than
LT—Less than	T—Always true*
EQ—Equal	HI—Higher
MI-Minus	VC—Overflow clear
F—Never true*	LE—Less than or equal
NE—Not equal	VS—Overflow set

\*Not applicable to the Bcc instructions.

### **3.1.9 System Control Instructions**

Privileged and trapping instructions as well as instructions that use or modify t provide system control operations. FSAVE and FRESTORE save and restore the visible portion of the FPU during context switches in a virtual memory or mul system. The conditional trap instructions, which use the same conditional tests corresponding program control instructions, allow an optional 16- or 32-bit im operand to be included as part of the instruction for passing parameters to the o system. These instructions. See 3.2 Integer Unit Condition Code Computation details on condition codes.

$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	EORI to SR	# <data>,SR</data>	16	Immediate Data $\oplus$ SR $\rightarrow$ SR
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	FRESTORE	<ea></ea>	none	State Frame $\rightarrow$ Internal Floating-Point Registers
MOVE from SRSR, <ea>16SR <math>\rightarrow</math> DestinationMOVE USPUSP,An An,USP32USP <math>\rightarrow</math> An An <math>\rightarrow</math> USPMOVECRc,Rn32Rc <math>\rightarrow</math> Rn Rn,RcMOVESRn,Rc32Rn <math>\rightarrow</math> Destination Using DFC Source Using SFC <math>\rightarrow</math> RnMOVESRn,cea&gt;8, 16, 32Rn <math>\rightarrow</math> Destination Using DFC Source Using SFC <math>\rightarrow</math> RnORI to SR#<data>,SR16Immediate Data V SR <math>\rightarrow</math> SRRESETnonenoneAssert Reset OutputRTEnonenone(SP) <math>\rightarrow</math> SR; SP + 2 <math>\rightarrow</math> SP; (SP) <math>\rightarrow</math>PC; SP + 4 <math>\rightarrow</math> Restore Stack According to FormatSTOP#<data>16Immediate Data <math>\rightarrow</math> SR; STOPTrap GeneratingBKPT#<data>noneRun Breakpoint CycleCHK<ea>,Nn8, 16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionILLEGALnonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; FOC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAPmonenoneIf foc True, Then Trap Exception#<data>16, 32If foc True, Then Trap ExceptionTRAPCnonenoneIf V, Then Take Overflow Trap Exception#<data>16, 32If Cortue, Then Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap Exception</data></data></data></ea></ea></data></data></data></ea>	FSAVE	<ea></ea>	none	Internal Floating-Point Registers $\rightarrow$ State Frame
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MOVE to SR	<ea>,SR</ea>	16	Source $\rightarrow$ SR
$\begin{array}{ c c c c c c } \hline An, USP & 32 & An \rightarrow USP \\ \hline MOVEC & R_{C,Rn} & 32 & R_{C} \rightarrow Rn \\ R_{n,Rc} & 32 & Rn \rightarrow Rc \\ \hline MOVES & R_{n, } & 8, 16, 32 & Rn \rightarrow Destination Using DFC \\ $	MOVE from SR	SR, <ea></ea>	16	$SR \rightarrow Destination$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MOVE USP		32	
$\begin{array}{ c c c c c c } \hline Rn,Rc & 32 & Rn \rightarrow Rc \\ \hline MOVES & Rn,} & 8, 16, 32 & Rn \rightarrow Destination Using DFC \\ Source Using SFC \rightarrow Rn \\ \hline ORI to SR & \#,SR & 16 & Immediate Data V SR \rightarrow SR \\ \hline RESET & none & none & Assert Reset Output \\ \hline RTE & none & none & (SP) \rightarrow SR; SP + 2 \rightarrow SP; (SP) \rightarrowPC; SP + 4 \rightarrow SR \\ \hline Restore Stack According to Format \\ \hline STOP & \# & 16 & Immediate Data \rightarrow SR; STOP \\ \hline \hline Trap Generating \\ \hline BKPT & \# & 16 & Immediate Data \rightarrow SR; STOP \\ \hline \hline Uteration CHK & ,Dn & 16, 32 & If Dn < 0 or Dn > (), Then CHK Exception \\ \hline CHK & ,Dn & 16, 32 & If Dn < 0 or Dn > (), Then CHK Exception \\ \hline CHK & ,Rn & 8, 16, 32 & If Rn Upper Bound, Then CHK Exception \\ \hline CHK2 & ,Rn & 8, 16, 32 & If SN = 2 \rightarrow SSP; Vector Offset \rightarrow (SSP);SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; Format and Vector Offset \rightarrow (SSP); \\ SSP - 4 \rightarrow SSP; PC \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; SR \rightarrow (SSP); \\ SSP - 2 \rightarrow SSP; Vector Address \rightarrow PC \\ \hline TRAP & \# & none & SSP - 2 \rightarrow SSP; Format and Vector Offset \rightarrow (SSP); \\ SR \rightarrow (SSP); Vector Address \rightarrow PC \\ \hline TRAPcc & none & none & If c c True, Then Trap Exception \\ \hline # & 16, 32 \\ \hline TRAPCc & none & none & If Floating-Point cc True, Then Trap Exception \\ \hline HAPV & none & none & If V, Then Take Overflow Trap Exception \\ \hline HAPV & none & none & If V, Then Take Overflow Trap Exception \\ \hline Condition Code Register \\ \hline ANDI to SR & \#,CCR & 8 & Immediate Data \wedge CCR \rightarrow CCR \\ \hline MOVE to SR & ,CCR & 16 & Source \rightarrow CCR \\ \hline MOVE from SR & CCR, & 16 & CCR \rightarrow Destination \\ \hline \end{tabular}$			32	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	MOVEC		-	
Source Using SFC $\rightarrow \overline{Rn}$ ORI to SR# <data>,SR16Immediate Data V SR <math>\rightarrow</math> SRRESETnonenoneAssert Reset OutputRTEnonenone(SP) <math>\rightarrow</math> SR; SP + 2 <math>\rightarrow</math> SP; (SP) <math>\rightarrow</math>PC; SP + 4 <math>\rightarrow</math> SRSTOP#<data>16Immediate Data <math>\rightarrow</math> SR; STOPTrap GeneratingBKPT#<data>noneRun Breakpoint CycleCHK<ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn&lt; Lower Bound or Rn &gt; Upper Bound, Then CHK ExceptionILLEGALnonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SP <math>\rightarrow</math> (SSP); (Illegal Instruction Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SP <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneIf cc True, Then Trap ExceptionTRAPccnonenoneIf floating-Point cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionTRAPvnonenoneIf V, Then Take Overflow Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionTRAPVnoneRoneImmediate Data <math>\wedge</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16CCR <math>\rightarrow</math> Destination</ea></ea></data></data></br></data></ea></ea></ea></data></data></data>	MOVES	-	_	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	NOVES		0, 10, 32	
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	ORI to SR		16	
Restore Stack According to FormatSTOP# <data>16Immediate Data <math>\rightarrow</math> SR; STOPTrap GeneratingBKPT#<data>noneRun Breakpoint CycleCHK<ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn<lower bound="" or="" rn=""> Upper Bound, Then CHK ExceptionILLEGALnonenoneNonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SSP); SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>nonenoneSP - 2 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>nonenoneft RAPccnonenonenoneft G, 32FTRAPccnonenonenoneft V, Then Trap ExceptionCondition Code RegisterANDI to SR#<data>,CCRANDI to SR#<data>,CCRMOVE to SR<ea>,CCRMOVE to SR<ea>,CCRMOVE to SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></ea></data></data></data></data></lower></ea></ea></ea></data></data>	RESET		none	Assert Reset Output
Restore Stack According to FormatSTOP# <data>16Immediate Data <math>\rightarrow</math> SR; STOPTrap GeneratingBKPT#<data>noneRun Breakpoint CycleCHK<ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn<lower bound="" or="" rn=""> Upper Bound, Then CHK ExceptionILLEGALnonenoneNonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SSP); SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>nonenoneSP - 2 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>nonenoneft RAPccnonenonenoneft G, 32FTRAPccnonenonenoneft V, Then Trap ExceptionCondition Code RegisterANDI to SR#<data>,CCRANDI to SR#<data>,CCRMOVE to SR<ea>,CCRMOVE to SR<ea>,CCRMOVE to SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></ea></data></data></data></data></lower></ea></ea></ea></data></data>				•
Trap GeneratingBKPT# <data>noneRun Breakpoint CycleCHK<ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn&lt; Lower Bound or Rn &gt; Upper Bound, Then CHK ExceptionILLEGALnonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Illegal Instruction Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Vector Address <math>\rightarrow</math> PCTRAPccnonenoneIf cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionConditionCode RegisterANDI to SR#<data>,CCR8Immediate Data <math>\land</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE to SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data></data></data></data></ea></ea></ea></data>				
BKPT# <data>noneRun Breakpoint CycleCHK<ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn&lt; Lower Bound or Rn &gt; Upper Bound, Then CHK ExceptionILLEGALnonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Illegal Instruction Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneIf cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionEORI to SR#<data>,CCR8Immediate Data <math>\wedge</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE from SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data></data></data></data></data></ea></ea></ea></data>	STOP	# <data></data>	16	Immediate Data $\rightarrow$ SR; STOP
CHK <ea>,Dn16, 32If Dn &lt; 0 or Dn &gt; (<ea>), Then CHK ExceptionCHK2<ea>,Rn8, 16, 32If Rn&lt; Lower Bound or Rn &gt; Upper Bound, Then CHK ExceptionILLEGALnonenoneNoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Illegal Instruction Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAPccnonenoneIf cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionFTRAPccnonenoneIf V, Then Take Overflow Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionConditionCode RegisterANDI to SR#<data>,CCR8Immediate Data <math>\wedge</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE to SR<ca>,CCR16CCR <math>\rightarrow</math> Destination</ca></ea></data></data></data></data></ea></ea></ea>			Trap (	Generating
CHK2 <ea>,Rn8, 16, 32If Rn&lt; Lower Bound or Rn &gt; Upper Bound, Then CHK ExceptionILLEGALnonenoneSSP - 2 <math>\rightarrow</math> SSP; Vector Offset <math>\rightarrow</math> (SSP); SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Illegal Instruction Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAPccnonenoneIf cc True, Then Trap ExceptionTRAPccnonenoneIf Floating-Point cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionCondition Code RegisterANDI to SR#<data>,CCR8EORI to SR#<data>,CCR8MOVE to SR<ea>,CCR16MOVE to SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data></data></data></data></data></ea>	BKPT	# <data></data>	none	Run Breakpoint Cycle
ILLEGALnonenoneSSP - 2 $\rightarrow$ SSP; Vector Offset $\rightarrow$ (SSP); SSP - 4 $\rightarrow$ SSP; PC $\rightarrow$ (SSP); SSP - 2 $\rightarrow$ SSP; SR $\rightarrow$ (SSP); Illegal Instruction Vector Address $\rightarrow$ PCTRAP# <data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAP#<data>noneSSP - 2 <math>\rightarrow</math> SSP; Format and Vector Offset <math>\rightarrow</math> (SS SSP - 4 <math>\rightarrow</math> SSP; PC <math>\rightarrow</math> (SSP); SSP - 2 <math>\rightarrow</math> SSP; SR <math>\rightarrow</math> (SSP); Vector Address <math>\rightarrow</math> PCTRAPccnonenoneIf cc True, Then Trap Exception#<data>16, 32If Floating-Point cc True, Then Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionTRAPVnonenoneIf V, Then Take Overflow Trap ExceptionConditionCode RegisterANDI to SR#<data>,CCR8Immediate Data <math>\wedge</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE from SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data></data></data></data>	СНК	<ea>,Dn</ea>	16, 32	If Dn < 0 or Dn > ( <ea>), Then CHK Exception</ea>
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	CHK2	<ea>,Rn</ea>	8, 16, 32	
$\begin{tabular}{ c c c c c } & SSP - 4 \rightarrow SSP; PC \rightarrow (SSP); SSP - 2 \rightarrow SSP; \\ SR \rightarrow (SSP); Vector Address \rightarrow PC \\ \hline TRAPcc & none & none & 16, 32 \\ \hline FTRAPcc & none & none & none & If C True, Then Trap Exception \\ \hline \# < data > & 16, 32 \\ \hline TRAPV & none & none & If V, Then Take Overflow Trap Exception \\ \hline \hline \hline \hline Condition Code Register \\ \hline ANDI to SR & \# < data >, CCR & 8 & Immediate Data $ A CCR $ $ CCR \\ \hline EORI to SR & \# < data >, CCR & 8 & Immediate Data $ $ CCR $ $ $ CCR \\ \hline MOVE to SR & , CCR & 16 & $ Source $ $ $ $ $ CCR $ $ $ $ $ $ $ $ $ $ $ $ $$	ILLEGAL	none	none	$\begin{array}{l} \text{SSP} - 4 \rightarrow \text{SSP}; \text{PC} \rightarrow (\text{SSP}); \\ \text{SSP} - 2 \rightarrow \text{SSP}; \text{SR} \rightarrow (\text{SSP}); \end{array}$
$\begin{tabular}{ c c c c c c } \hline \end{tabular} & \end{tabuar} & \end{tabular} & tabular$	TRAP	# <data></data>	none	$SSP-4\toSSP;PC\to(SSP);SSP-2\toSSP;$
$\begin{tabular}{ c c c c c c c } \hline & \# < data > & 16, 32 \\ \hline TRAPV & none & none & If V, Then Take Overflow Trap Exception \\ \hline & & Condition Code Register \\ \hline & ANDI to SR & \# < data >, CCR & 8 & Immediate Data $ A CCR $ CCR \\ \hline & EORI to SR & \# < data >, CCR & 8 & Immediate Data $ \oplus CCR $ $ CCR \\ \hline & MOVE to SR & , CCR & 16 & Source $ $ > CCR \\ \hline & MOVE from SR & CCR,  & 16 & CCR $ $ Destination \\ \hline & & & & & & & & & & & & & & & & & &$	TRAPcc			If cc True, Then Trap Exception
$\begin{tabular}{ c c c c } \hline \hline Condition Code Register \\ \hline ANDI to SR & \#{<}data{>},CCR & 8 & Immediate Data $\Lambda$ CCR $\rightarrow$ CCR \\ \hline EORI to SR & \#{<}data{>},CCR & 8 & Immediate Data $\oplus$ CCR $\rightarrow$ CCR \\ \hline MOVE to SR & {<}ea{>},CCR & 16 & Source $\rightarrow$ CCR \\ \hline MOVE from SR & CCR,{<}ea{>} & 16 & CCR $\rightarrow$ Destination \\ \hline \end{tabular}$	FTRAPcc			If Floating-Point cc True, Then Trap Exception
ANDI to SR# <data>,CCR8Immediate Data <math>\Lambda</math> CCR <math>\rightarrow</math> CCREORI to SR#<data>,CCR8Immediate Data <math>\oplus</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE from SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data></data>	TRAPV	none	none	If V, Then Take Overflow Trap Exception
EORI to SR# <data>,CCR8Immediate Data <math>\oplus</math> CCR <math>\rightarrow</math> CCRMOVE to SR<ea>,CCR16Source <math>\rightarrow</math> CCRMOVE from SRCCR,<ea>16CCR <math>\rightarrow</math> Destination</ea></ea></data>			Condition	Code Register
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	ANDI to SR	# <data>,CCR</data>	8	Immediate Data $\Lambda \operatorname{CCR} \to \operatorname{CCR}$
MOVE from SRCCR, <ea>16CCR <math>\rightarrow</math> Destination</ea>	EORI to SR	# <data>,CCR</data>	8	Immediate Data $\oplus$ CCR $\rightarrow$ CCR
	MOVE to SR	<ea>,CCR</ea>	16	Source $\rightarrow$ CCR
ORI to SR# <data>,CCR8Immediate Data V CCR <math>\rightarrow</math> CCR</data>	MOVE from SR	CCR, <ea></ea>	16	$CCR \rightarrow Destination$
	ORI to SR	# <data>,CCR</data>	8	Immediate Data V CCR $\rightarrow$ CCR

Letters cc in the TRAPcc and FTRAPcc specify testing for a condition.

summarizes these instructions.

Instruction	Operand Syntax	Operand Size	Operation
CINVL	caches,(An)	none	Invalidate cache line
CINVP	caches, (An)	none	Invalidate cache page
CINVA	caches	none	Invalidate entire cache
CPUSHL CPUSHP CPUSHA	caches,(An) caches, (An) caches	none none none	Push selected dirty data cache lines, then invalidate selected cache lines

Table 3-11. Cache Control Operation Format

#### **3.1.11 Multiprocessor Instructions**

The TAS, CAS, and CAS2 instructions coordinate the operations of process multiprocessing systems. These instructions use read-modify-write bus cycles to uninterrupted updating of memory. Coprocessor instructions control the coproperations. Table 3- 12 summarizes these instructions.

Instruction	Operand Syntax	Operand Size	Operation
		Read-Write-Modif	У
CAS	Dc,Du, <ea></ea>	8, 16, 32	$\begin{array}{l} \text{Destination} - \text{Dc} \rightarrow \text{CC} \\ \text{If Z, Then Du} \rightarrow \text{Destination} \\ \text{Else Destination} \rightarrow \text{Dc} \end{array}$
CAS2	Dc1–Dc2, Du1–Du2, (Rn)–(Rn)	16, 32	Dual Operand CAS
TAS	<ea></ea>	8	Destination – 0; Set Condition Codes; $1 \rightarrow$ Destination [7]
		Coprocessor	
cpBcc	<label></label>	16, 32	If cpcc True, Then PC + $d_n \rightarrow PC$
cpDBcc	<label>,Dn</label>	16	If cpcc False, Then $Dn - 1 \rightarrow Dn$ If $Dn \neq -1$ , Then PC + $d_n \rightarrow PC$
cpGEN	User Defined	User Defined	$Operand \rightarrow Coprocessor$
cpRESTORE	<ea></ea>	none	Restore Coprocessor State from <ea></ea>
cpSAVE	<ea></ea>	none	Save Coprocessor State at <ea></ea>
cpScc	<ea></ea>	8	If cpcc True, Then 1's $\rightarrow$ Destination; Else 0's $\rightarrow$ Destination
cpTRAPcc	none # <data></data>	none 16, 32	If cpcc True, Then TRAPcc Exception

Table 3-12. Multiprocessor Operations	Table 3-12.	Multip	rocessor	Opera	ations
---------------------------------------	-------------	--------	----------	-------	--------

Instruction	Processor	Operand Syntax	Operand Size	Operation
PBcc	MC68851	<label></label>	none	Branch on PMMU Condition
PDBcc	MC68851	Dn, <la- bel&gt;</la- 	none	Test, Decrement, and Branch
PFLUSHA	MC68030 MC68040 MC68851	none	none	Invalidate All ATC Entries
PFLUSH	MC68040	(An)	none	Invalidate ATC Entries at Effective Address
PFLUSHN	MC68040	(An)	none	Invalidate Nonglobal ATC Entries at Effective Addres
PFLUSHAN	MC68040	none	none	Invalidate All Nonglobal ATC Entries
PFLUSHS	MC68851	none	none	Invalidate All Shared/Global ATC Entries
PFLUSHR	MC68851	<ea></ea>	none	Invalidate ATC and RPT Entries
PLOAD	MC68030 MC68851	FC, <ea></ea>	none	Load an Entry into the ATC
PMOVE	MC68030 MC68851	MRn, <ea> <ea>,MRn</ea></ea>	8,16,32,64	Move to/from MMU Registers
PRESTORE	MC68851	<ea></ea>	none	PMMU Restore Function
PSAVE	MC68851	<ea></ea>	none	PMMU Save Function
PScc	MC68851	<ea></ea>	8	Set on PMMU Condition
PTEST	MC68030 MC68040 MC68851	(An)	none	Information About Logical Address $\rightarrow$ MMU Status R
PTRAPcc	MC68851	# <data></data>	16,32	Trap on PMMU Condition

Table 3-13. MMU Operation Format

### **3.1.13 Floating-Point Arithmetic Instructions**

The following paragraphs describe the floating-point instructions, organized categories of operation: dyadic (requiring two operands) and monadic (required operand).

The dyadic floating-point instructions provide several arithmetic functions that reinput operands, such as add and subtract. For these operations, the first operar located in memory, an integer data register, or a floating-point data register. The operand is always located in a floating-point data register. The results of the operain the register specified as the second operand. All FPU operations support all data Results are rounded to either extended-, single-, or double-precision format. To gives the general format of dyadic instructions, and Table 3-15 lists the available op NOTE: < dop > is any one of the dyadic operation specifiers.

Instruction	Operation
FADD, FSADD, FDADD	Add
FCMP	Compare
FDIV, FSDIV, FDDIV	Divide
FMOD	Modulo Remainder
FMUL, FSMUL, FDMUL	Multiply
FREM	IEEE Remainder
FSCALE	Scale Exponent
FSUB, FSSUB, FDSUB	Subtract
FSGLDIV, FSGLMUL	Single-Precision Divide, Multiply

 Table 3-15. Dyadic Floating-Point Operations

The monadic floating-point instructions provide several arithmetic functions requires one input operand. Unlike the integer counterparts to these functions (e.g., NEG < source and a destination can be specified. The operation is performed on the operand and the result is stored in the destination, which is always a floating-point register. When the source is not a floating-point data register, all data formats are sure the data format is always extended precision for register-to-register operations. Ta lists the general format of these instructions, and Table 3-17 lists the available operation.

 Table 3-16. Monadic Floating-Point Operation Format

Instruction	Operand Syntax	Operand Format	Operation
F <mop></mop>	<ea>,FPn FPm,FPn</ea>	B, W, L, S, D, X, P X	Source $\rightarrow$ Function $\rightarrow$ FPn
	FPn	Х	$FPn \rightarrow Function \rightarrow FPn$

NOTE: < mop > is any one of the monadic operation specifiers.

FASIN	Arc Sine	FLOG10	Log <sub>10</sub> (x)
FATAN	Hyperbolic Art Tangent	FLOG2	Log <sub>2</sub> (x)
FCOS	Cosine	FNEG	Negate
FCOSH	Hyperbolic Cosine	FSIN	Sine
FETOX	e <sup>x</sup>	FSINH	Hyperbolic Sine
FETOXM1	e <sup>x –</sup> 1	FSQRT	Square Root
FGETEXP	Extract Exponent	FTAN	Tangent
FGETMAN	Extract Mantissa	FTANH	Hyperbolic Tangent
FINT	Extract Integer Part	FTENTOX	10 <sup>x</sup>
FINTRZ	Extract Integer Part, Rounded-to-Zero	FTWOTOX	2 <sup>x</sup>

# **3.2 INTEGER UNIT CONDITION CODE COMPUTATION**

Many integer instructions affect the CCR to indicate the instruction,s results. Prosystem control instructions also use certain combinations of these bits to control and system flow. The condition codes meet consistency criteria across instruction and instances. They also meet the criteria of meaningful results, where no chang unless it provides useful information. Refer to **Section 1 Introduction** for details co the CCR.

Table 3-18 lists the integer condition code computations for instructions and Table the condition names, encodings, and tests for the conditional branch and set instruction codes with each condition is a logical formula using the current state condition codes. If this formula evaluates to one, the condition is true. If the evaluates to zero, the condition is false. For example, the T condition is always true EQ condition is true only if the Z-bit condition code is currently true.

						$C = Sm \Lambda Dm V \overline{Rm} \Lambda Dm V Sm \Lambda \overline{R}$
ADDX	*	*	?	?	?	$V = Sm \Lambda Dm \Lambda \overline{Rm} V \overline{Sm} \Lambda \overline{Dm} \Lambda \overline{Rm}$ $C = Sm \Lambda Dm V \overline{Rm} \Lambda Dm V Sm \Lambda \overline{Rm}$ $Z = Z \Lambda \overline{Rm} \Lambda \Lambda \overline{R0}$
AND, ANDI, EOR, EORI, MOVEQ, MOVE, OR, ORI, CLR, EXT, EXTB, NOT, TAS, TST	—	*	*	0	0	
СНК	<u> </u>	*	U	U	U	
CHK2, CMP2	_	U	?	U	?	$ \begin{array}{l} Z = (R = LB) \ V \ (R = UB) \\ C = (LB \leq UB) \ \Lambda \ (IR < LB) \ V \ (R > UB) \\ V \ (UB < LB) \ \Lambda \ (R > UB) \ \Lambda \ (R < LB) \end{array} $
SUB, SUBI, SUBQ	*	*	*	?	?	$V = \overline{Sm} \Lambda Dm \Lambda \overline{Rm} V Sm \Lambda \overline{Dm} \Lambda Ri$ $C = Sm \Lambda \overline{Dm} V Rm \Lambda \overline{Dm} V Sm \Lambda R$
SUBX	*	*	?	?	?	$V = \overline{Sm} \Lambda Dm \Lambda \overline{Rm} V Sm \Lambda \overline{Dm} \Lambda Rm$ $C = Sm \Lambda \overline{Dm} V Rm \Lambda \overline{Dm} V Sm \Lambda Rm$ $Z = Z \Lambda \overline{Rm} \Lambda \Lambda \overline{R0}$
CAS, CAS2, CMP, CMPA, CMPI, CMPM		*	*	?	?	$V = \overline{Sm} \Lambda Dm \Lambda \overline{Rm} V Sm \Lambda \overline{Dm} \Lambda Ri$ $C = Sm \Lambda \overline{Dm} V Rm \Lambda \overline{Dm} V Sm \Lambda R$
DIVS, DUVU		*	*	?	0	V = Division Overflow
MULS, MULU		*	*	?	0	V = Multiplication Overflow
SBCD, NBCD	*	U	?	U	?	$C = Decimal Borrow$ $Z = Z \Lambda \overline{Rm} \Lambda \Lambda \overline{R0}$
NEG	*	*	*	?	?	$V = Dm \Lambda Rm$ C = Dm V Rm
NEGX	*	*	?	?	?	$V = Dm \Lambda Rm$ C = Dm V Rm $Z = Z \Lambda \overline{Rm} \Lambda \Lambda \overline{R0}$
BTST, BCHG, BSET, BCLR		Γ	?	<u> </u>		$Z = \overline{Dn}$
BFTST, BFCHG, BFSET, BFCLR	—	?	?	0	0	N = Dm Z = Dn $\Lambda$ Dm-1 $\Lambda$ $\Lambda$ D0
BFEXTS, BFEXTU, BFFFO		?	?	0	0	$N = Sm$ $Z = Sm \Lambda \overline{Sm-1} \Lambda \Lambda \overline{S0}$
BFINS		?	?	0	0	N = Dm Z = Dm $\Lambda$ Dm-1 $\Lambda \Lambda$ D0
ASL	*	*	*	?	?	$V = Dm \Lambda \overline{Dm-1} VV \overline{Dm-r} V \overline{Dm} \Lambda$ $(DM -1 V+ Dm - r)$ $C = \overline{Dm-r+1}$
ASL (r = 0)		*	*	0	0	
LSL, ROXL	*	*	*	0	?	C = Dm - r + 1

MC

ROL (r = 0)	—	*	*	0	0	
ASR, LSR, ROXR	*	*	*	0	?	C = Dr - 1
ASR, LSR ( $r = 0$ )	—	*	*	0	0	
ROXR $(r = 0)$	—	*	*	0	?	X = C
ROR	—	*	*	0	?	C = Dr - 1
ROR (r = 0)	_	*	*	0	0	

- ? = Other—See Special Definition
- N = Result Operand (MSB)
- $\mathsf{Z} = \overline{\mathsf{Rm}} \ \Lambda ... \Lambda \ \overline{\mathsf{R0}}$
- Sm = Source Operand (MSB)
- Dm = Destination Operand (MSB)
- Rm = Result Operand (MSB)
- $\overline{Rm}$  = Not Result Operand (MSB)
- R = Register Tested
- r = Shift Count

Mnemonic	Condition	Encoding	Test
T*	True	0000	1
F*	False	0001	0
HI	High	0010	ĒΛZ
LS	Low or Same	0011	C V Z
CC(HI)	Carry Clear	0100	С
CS(LO)	Carry Set	0101	С
NE	Not Equal	0110	Z
EQ	Equal	0111	Z
VC	Overflow Clear	1000	V
VS	Overflow Set	1001	V
PL	Plus	1010	N
MI	Minus	1011	N
GE	Greater or Equal	1100	$N\LambdaVV\overline{N}\Lambda\overline{V}$
LT	Less Than	1101	$N\Lambda\overline{V}V\overline{N}\LambdaV$
GT	Greater Than	1110	ΝΛΥΛΖΥΝΛΫΛΖ
LE	Less or Equal	1111	Ζ V N Λ $\overline{V}$ V $\overline{N}$ Λ V

#### Table 3-19. Conditional Tests

NOTES:

- $\overline{N}$  = Logical Not N
- $\overline{V}$  = Logical Not V
- $\overline{Z}$  = Logical Not Z
- \*Not available for the Bcc instruction.

The CAS instruction compares the value in a memory location with the value in register, and copies a second data register into the memory location if the compare are equal. This provides a means of updating system counters, history informat globally shared pointers. The instruction uses an indivisible read-modify- write cyc CAS reads the memory location, no other instruction can change that location before has written the new value. This provides security in single-processor system multitasking environments, and in multiprocessor environments. In a single-prosessor system, the operation is protected from instructions of an interrupt routine. In a multiprocessor environment, no other task can interfere with writing the new value of a system value a multiprocessor environment, the other processors must wait until the CAS instruction pointers.

# 3.3.2 Using the Moves Instruction

This instruction moves the byte, word, or long-word operand from the specified register to a location within the address space specified by the destination functi (DFC) register. It also moves the byte, word, or long-word operand from a location w address space specified by the source function code (SFC) register to the specified register.

# 3.3.3 Nested Subroutine Calls

The LINK instruction pushes an address onto the stack, saves the stack address the address is stored, and reserves an area of the stack. Using this instruction in a subroutine calls results in a linked list of stack frames.

The UNLK instruction removes a stack frame from the end of the list by loading an into the stack pointer and pulling the value at that address from the stack. When the of the instruction is the address of the link address at the bottom of a stack frame, t is to remove the stack frame from the stack and from the linked list.

# 3.3.4 Bit Field Instructions

One of the data types provided by the MC68030 is the bit field, consisting of as ma consecutive bits. An offset from an effective address and a width value defines a The offset is a value in the range of -231 through 231 - 1 from the most significant 7) at the effective address. The width is a positive number, 1 through 32. The most si bit of a bit field is bit 0. The bits number in a direction opposite to the bits of an inte

The instruction set includes eight instructions that have bit field operands. The inser (BFINS) instruction inserts a bit field stored in a register into a bit field. The extract signed (BFEXTS) instruction loads a bit field into the least significant bits of a register eight inserted.

MC

setting the condition codes accordingly. The test bit field (BFTST) instruction tests in the field, setting the condition codes appropriately without altering the bit field first one in bit field (BFFFO) instruction scans a bit field from bit 0 to the right unti bit set to one and loads the bit offset of the first set bit into the specified data regi bits in the field are set, the field offset and the field width is loaded into the registe

An important application of bit field instructions is the manipulation of the exponen floating-point number. In the IEEE standard format, the most significant bit is the the mantissa. The exponent value begins at the next most significant bit post exponent field does not begin on a byte boundary. The extract bit field (BFEXTU) is and the BFTST instruction are the most useful for this application, but othe instructions can also be used.

Programming of input and output operations to peripherals requires testing, se inserting of bit fields in the control registers of the peripherals. This is another appl bit field instructions. However, control register locations are not memory locations; it is not always possible to insert or extract bit fields of a register without affecting o within the register.

Another widely used application for bit field instructions is bit- mapped graphics. byte boundaries are ignored in these areas of memory, the field definitions used wi instructions are very helpful.

### 3.3.5 Pipeline Synchronization with the Nop Instruction

Although the no operation (NOP) instruction performs no visible operation, it is important purpose. It forces synchronization of the integer unit pipeline by waitipending bus cycles to complete. All previous integer instructions and floating-point operand accesses complete execution before the NOP begins. The NOP instruct not synchronize the FPU pipeline—floating-point instructions with floating-point operand destinations can be executing when the NOP begins. NOP is considered of flow instruction and traps for trace on change of flow. A single- cycle nonsynct operation can be affected with the TRAPF instruction.

### 3.4 FLOATING-POINT INSTRUCTION DETAILS

The following paragraphs describe the operation tables used in the instruction de and the conditional tests that can be used to change program flow based on floa conditions. Details on NANs and floating-point condition codes are also discus IEEE 754 standard specifies that each data format must support add, subtract divide, remainder, square root, integer part, and compare. In addition to these a operand type along the top, and the destination operand type along the side. numbers are normalized, denormalized, unnormalized real numbers, or integers converted to normalized or denormalized extended-precision numbers upon enter FPU.

DESTINATION		SOURCE <sup>1</sup>							
	+	In Range –	+ Zero –	+ Infinity –					
In Range	ADD		ADD	+inf –inf					
	-								
Zero	ADD		$+ 0.0  0.0^2$	+inf –inf					
	-		0.0 <sup>2</sup> –0.0						
Infinity	+inf		+inf	+inf NAN <sup>3</sup>					
-	- inf		—inf	NAN <sup>3</sup> –inf					

Table 3-20. Operation Table Example (FADD Instruction)

NOTES:

1.If either operand is a NAN, refer to **1.6.5 NANs** for more information.

2.Returns +0.0 in rounding modes RN, RZ, and RP; returns -0.0 in RM.

3.Sets the OPERR bit in the FPSR exception byte.

For example, Table 3-20 illustrates that if both the source and destination oper positive zero, the result is also a positive zero. If the source operand is a positive zero the destination operand is an in-range number, then the ADD algorithm is executed the result. If a label such as ADD appears in the table, it indicates that the FPU perforindicated operation and returns the correct result. Since the result of such an oper undefined, a NAN is returned as the result, and the OPERR bit is set in the FPSR EX

In addition to the data types covered in the operation tables for each floatinstruction, NANs can also be used as inputs to an arithmetic operation. The operation of tables do not contain a row and column for NANs because NANs are handled the safe for all operations. If either operand, but not both operands, of an operation is a none NAN, then that NAN is returned as the result. If both operands are nonsignaling NA the destination operand nonsignaling NAN is returned as the result.

If either operand to an operation is a signaling NAN (SNAN), then the SNAN bit is a FPSR EXC byte. If the SNAN exception enable bit is set in the FPCR ENABLE by the exception is taken and the destination is not modified. If the SNAN exception e is not set, setting the SNAN bit in the operand to a one converts the SNAN to a none NAN. The operation then continues as described in the preceding paragraphic nonsignaling NANs.

that the result obtained by any conforming device can be predicted exactly for a precision and rounding mode. The error bound defined by the IEEE 754 standard is unit in the last place of the destination data format in the RN mode, and one unit in in the other rounding modes. The operation's data format must have the same inp rounding mode, and precision. The standard also specifies the maximum allows that can be introduced during a calculation and the manner in which rounding of is performed.

The single- and double-precision formats provide emulation for devices that onl those precisions. The execution speed of all instructions is the same whether usin or double-precision rounding. When using these two data formats, the FPU provides same results as any other device that conforms to the IEEE standard but does not extended precision. The results are the same when performing the same opextended precision and storing the results in single- or double-precision format.

The FPU performs all floating-point internal operations in extended-precision. It mixed-mode arithmetic by converting single- and double-precision operands to e precision values before performing the specified operation. The FPU converts al data formats to the extended-precision data format and stores the value in a float register or uses it as the source operand for an arithmetic operation. The FPU also extended-precision data formats in a floating-point data register to any data for either stores it in a memory destination or in an integer data register.

Additionally if the external operand is a denormalized number, the number is no before an operation is performed. However, an external denormalized number more floating-point data register is stored as a denormalized number. The number normalized and then denormalized before it is stored in the designated floating-pregister. This method simplifies the handling of all other data formats and types.

If an external operand is an unnormalized number, the number is normalized be used in an arithmetic operation. If the external operand is an unnormalized zero (i mantissa of all zeros), the number is converted to a normalized zero before the operation is performed. The regular use of unnormalized inputs not only defeats the of the IEEE 754 standard, but also can produce gross inaccuracies in the results. Figure 3-1 illustrates the intermediate result format. The intermediate result's exponent of the designation floating-point register. To simplify the overflow and undetection, intermediate results in the FPU maintain a 16-bit (17 bits for the MC68 MC68882), twos complement, integer exponent. Detection of an overflow or underflow or underflow stored in a floating-point data register. The FPU internally maintains the mantissa for rounding purposes. The mantissa is always rounded to 64 bits depending on the selected rounding precision) before it is stored in a floating-point register.




Figure 3-1. Intermediate Result Format

If the destination is a floating-point data register, the result is in the extended-p format and is rounded to the precision specified by the FPSR PREC bits before being All mantissa bits beyond the selected precision are zero. If the single- or double-p mode is selected, the exponent value is in the correct range even if it is stored in exprecision format. If the destination is a memory location, the FPSR PREC bits are In this case, a number in the extended-precision format is taken from the source point data register, rounded to the destination format precision, and then written to r

Depending on the selected rounding mode or destination data format in effect, the of the least significant bit of the mantissa and the locations of the guard, round, are bits in the 67-bit intermediate result mantissa varies. The guard and round bits are calculated exactly. The sticky bit is used to create the illusion of an infinite intermediate result. As the arrow illustrates in Figure 3-1, the sticky bit is the logic all the bits in the infinitely precise result to the right of the round bit. During the castage of an arithmetic operation, any non-zero bits generated that are to the right of all required IEEE arithmetic operations in the RN mode is in error by no more thalf unit in the last place.

accomplished through the intermediate result. Single-precision results are rounde bit boundary; double-precision results are rounded to a 53-bit boundary; and e precision results are rounded to a 64-bit boundary. Table 3-21 lists the encoding FPCR that denote the rounding and precision modes.

Rounding Mode (RND Field)	Enco	oding	Rounding Precision (PREC Field)
To Nearest (RN)	0	0	Extend (X)
To Zero (RZ)	0	1	Single (S)
To Minus Infinity (RM)	1	0	Double (D)
To Plus Infinity (RP)	1	1	Undefined

 Table 3-21. FPCR Encodings

Rounding the intermediate result's mantissa to the specified precision and checkin bit intermediate exponent to ensure that it is within the representable range of the rounding precision accomplishes range control. Range control is a method used correct emulation of a device that only supports single- or double- precision arithm intermediate result's exponent exceeds the range of the selected precision, the value appropriate for an underflow or overflow is stored as the result in the 16-bit of precision format exponent. For example, if the data format and rounding mode precision RM and the result of an arithmetic operation overflows the magnitude of t precision format, the largest normalized single-precision value is stored as an e precision number in the destination floating-point data register (i.e., an unbias exponent of \$00FF and a mantissa of \$FFFFFF0000000000). If an infinity is the ap result for an underflow or overflow, the infinity value for the destination data forma as the result (i.e., an exponent with the maximum value and a mantissa of zero).

Figure 3-2 illustrates the algorithm that the FPU uses to round an intermediate reselected rounding precision and destination data format. If the destination is a float register, either the selected rounding precision specified by the FPCR PREC state by the instruction itself determines the rounding boundary. For example, FS FDADD specify single- and double-precision rounding regardless of the precision in the FPCR PREC status byte. If the destination is external memory or an interregister, the destination data format determines the rounding boundary. If the round of an operation is not exact, then the INEX2 bit is set in the FPSR EXC status byte




Figure 3-2. Rounding Algorithm Flowchart

The three additional bits beyond the extended-precision format, the difference betw intermediate result's 67-bit mantissa and the storing result's 64-bit mantissa, allow to perform all calculations as though it were performing calculations using a float eng infinite bit prec The result is always correct for the specified destination's data format performing rounding (unless an overflow or underflow error occurs). The specified re operation then produces a number that is as close as possible to the infinitely

Rounded-to-N	earest x	xxxx00	0	0	0
--------------	----------	--------	---	---	---

The LSB of the rounded result does not increment though the guard bit is a intermediate result. The IEEE 754 standard specifies that tie cases should be hand manner. If the destination data format is extended and there is a difference bet infinitely precise intermediate result and the round-to-nearest result, the relative of is 2 - 64 (the value of the guard bit). This error is equal to half of the least signification value and is the worst case error that can be introduced when using the RN mode. term one-half unit in the last place correctly identifies the error bound for this operator specification is the relative error present in the result; the absolute error bound for the other modes:

Result	Integer	63-Bit Fraction	Guard	Round	Stic
Intermediate	х	xxxx00	1	1	1
Rounded-to-Nearest	х	xxxx00	0	0	0

The difference between the infinitely precise result and the rounded result is 2 - 64 + 2 - 66, which is slightly less than 2 - 63 (the value of the LSB). Thus, the error this operation is not more than one unit in the last place. For all arithmetic opera FPU meets these error bounds, providing accurate and repeatable results.

### 3.6 FLOATING-POINT POSTPROCESSING

Most operations end with a postprocessing step. The FPU provides two postprocessing. First, the condition code bits in the FPSR are set or cleared at the each arithmetic operation or move operation to a single floating-point data reg condition code bits are consistently set based on the result of the operation. Se FPU supports 32 conditional tests that allow floating-point conditional instruction floating-point conditions in exactly the same way as the integer condition code bits simple programming of conditional instructions gives the processor a very flexi performance method of altering program flow based on floating-point results. Whil the summary for each instruction, it should be assumed that an instruction postprocessing unless the summary specifically states that the instruction does r The following paragraphs describe postprocessing in detail. precision. Also, the operation can generate a larger exponent or more bits of precision be represented in the chosen rounding precision. For these reasons, every a instruction ends by rounding the result and checking for overflow and underflow.

At the completion of an arithmetic operation, the intermediate result is checked to s too small to be represented as a normalized number in the selected precision. It underflow (UNFL) bit is set in the FPSR EXC byte. It is also denormalized denormalization provides a zero value. Denormalizing a number causes a loss of a but a zero is not returned unless absolutely necessary. If a number is grossly under the FPU returns a zero or the smallest denormalized number with the corredepending on the rounding mode in effect.

If no underflow occurs, the intermediate result is rounded according to the userrounding precision and rounding mode. After rounding, the inexact bit (INEX2 appropriately. Lastly, the magnitude of the result is checked to see if it is too large represented in the current rounding precision. If so, the overflow (OVFL) bit is so correctly signed infinity or correctly signed largest normalized number is r depending on the rounding mode in effect.

#### 3.6.2 Conditional Testing

Unlike the integer arithmetic condition codes, an instruction either always sets the point condition codes in the same way or it does not change them at all. There instruction descriptions do not include floating-point condition code settings. The f paragraphs describe how floating-point condition codes are set for all instruction modify condition codes.

The condition code bits differ slightly from the integer condition codes. Unlike the o type dependent integer condition codes, examining the result at the end of the o sets or clears the floating-point condition codes accordingly. The M68000 family condition codes bits N and Z have this characteristic, but the V and C bits are set d for different instructions. The data type of the operation's result determines how condition code bits are set. Table 3-22 lists the condition code bit setting for each data Loading the FPCC with one of the other combinations and executing a co instruction can produce an unexpected branch condition.

10	0		0	0
- 0	1	1	0	0
+ Infinity	0	0	1	0
– Infinity	1	0	1	0
+ NAN	0	0	0	1
– NAN	1	0	0	1

The inclusion of the NAN data type in the IEEE floating-point number system required conditional test to include the NAN condition code bit in its Boolean equation. B comparison of a NAN with any other data type is unordered (i.e., it is impossible to a if a NAN is bigger or smaller than an in-range number), the compare instruction NAN condition code bit when an unordered compare is attempted. All arithmetic in also set the NAN bit if the result of an operation is a NAN. The conditional interpret the NAN condition code bit equal to one as the unordered condition.

The IEEE 754 standard defines four conditions: equal to (EQ), greater than (GT), (LT), and unordered (UN). In addition, the standard only requires the generatic condition codes as a result of a floating-point compare operation. The FPU can be conditions at the end of any operation affecting the condition codes. For purpose floating-point conditional branch, set byte on condition, decrement and branch on and trap on condition instructions, the processor logically combines the four FPCC codes to form 32 conditional tests. There are three main categories of condition IEEE nonaware tests, IEEE aware tests, and miscellaneous. The set of IEEE is tests is best used:

- when porting a program from a system that does not support the IEEE stands conforming system, or
- when generating high-level language code that does not support IEEE floatin concepts (i.e., the unordered condition).

The 32 conditional tests are separated into two groups; 16 that cause an except unordered condition is present when the conditional test is attempted and 16 th cause an exception. An unordered condition occurs when one or both of the oper floating-point compare operation The inclusion of the unordered condition in floa branches destroys the familiar trichotomy relationship (greater than, equal, less exists for integers. For example, the opposite of floating-point branch greater tha is not floating-point branch less than or equal (FBLE). Rather, the opposite co floating-point branch not greater than (FBNGT). If the result of the previous instru unordered, FBNGT is true; whereas, both FBGT and FBLE would be false since u fails both of these tests (and sets BSUN). Compiler programmers should be pa careful of the lack of trichotomy in the floating-point branches since it is cor compilers to invert the sense of conditions. conditions. Since the ordered or unordered attribute is explicitly included in the co test, the BSUN bit is not set in the FPSR EXC byte when the unordered condition Table 3-23 summarizes the conditional mnemonics, definitions, equations, predica whether the BSUN bit is set in the FPSR EXC byte for the 32 floating-point condition The equation column lists the combination of FPCC bits for each test in the for equation. All condition codes with an overbar indicate cleared bits; all other bits are


GTGreater ThanNAN $\nabla Z \nabla N$ 010010YesNGTNot Greater Than or Equal $Z \vee (NAN \nabla N)$ 011101YesGEGreater Than or Equal $Z \vee (NAN \nabla N)$ 010011YesNGENot Greater Than or EqualNAN $V (N A Z)$ 011100YesLTLess Than or EqualNAN $V (N A Z)$ 010100YesNLTNot Greater Than or Equal $X \vee (N A NN)$ 011011YesNLTNot Less Than or Equal $Z \vee (N A NAN)$ 011010YesNLENot Less Than or Equal $X \vee (N A NAN)$ 011010YesNLENot Less Than or EqualNAN $V (N \nabla Z)$ 011010YesSLEGreater or Less ThanNAN $\nabla Z$ 011010YesGLGreater or Less ThanNAN $\nabla Z$ 011001YesNGLNot Greater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGEOrdered Greater ThanNAN $\nabla Z \vee N$ 001101NoOGEOrdered Greater Than or EqualZ $V (NAN \nabla X)$ 000101NoULEUnordered or Less or EqualNAN $V Z \vee N$ 001101NoOGEOrdered Greater Than or EqualZ $V (NAN \nabla X)$ 000101NoULEUnordered or Less ThanNAN $V (N Z)$ 000100NoULTUnordered or	NE	Not Equal	Z	001110	NO
GEGreater Than or EqualZ V (NAN $\overline{V}$ N)010011YesNGENot Greater Than or EqualNAN V (N $\overline{A}$ Z)011100YesLTLess ThanN $\overline{A}$ (NAN $\overline{V}$ Z)010100YesNLTNot Less ThanNAN V (Z $\overline{V}$ N)011011YesLELess Than or EqualZ V (N $\overline{A}$ NAN)010101YesNLENot Less Than or EqualNAN $V$ ( $\overline{N}$ $\overline{V}$ Z)011010YesSLEGreater or Less ThanNAN $\overline{V}$ Z011010YesNGLNot Greater or Less ThanNAN $\overline{V}$ Z011011YesSGLEGreater or Less ThanNAN V Z011001YesGLEGreater, Less or EqualNAN0110111YesNGLENot Greater, Less or EqualNAN011000YesVBLENot Greater, Less or EqualNAN011000YesVGLENot EqualZ000001NoNENot EqualZ000110NoOGTOrdered Greater ThanNAN $\overline{V}$ Z/ N000101NoULEUnordered or Less ThanNAN V Z/ N001011NoOGEOrdered Greater Than or EqualZ V (NAN $\overline{V}$ N)000011NoULTUnordered or Less ThanNAN V (N $\overline{Z}$ )000100NoULTUnordered or Greater or EqualNAN V (N $\overline{Z}$ )000100NoULTUnordered or Greater or EqualNAN V (N $\overline{Z}$ )000101NoOLTOrdered Less ThanNAN $\overline{V}$	GT	Greater Than	$\overline{NAN} \ \overline{V} \ \overline{Z} \ \overline{V} \ \overline{N}$	010010	Yes
NGENot Greater Than or EqualNAN V (N A Z)011100YesLTLess ThanN A (NAN $\nabla Z$ )010100YesNLTNot Less ThanNAN V (Z V N)011011YesLELess Than or EqualZ V (N A NAN)010101YesNLENot Less Than or EqualNAN V (N $\nabla Z$ )011010YesGLGreater or Less ThanNAN V (N $\nabla Z$ )011010YesNGLNot Greater or Less ThanNAN V Z011001YesNGLNot Greater or Less ThanNAN V Z011001YesNGLENot Greater, Less or EqualNAN010101YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001101NoOGTOrdered Greater ThanNAN V Z V N001101NoOGEOrdered or Less ThanNAN V Z V N001101NoULTUnordered or Less ThanNAN V Z V N001101NoOLTOrdered Less Than or EqualZ V (N A NAN)000011NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N A NAN)000101NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLTOrdered Less Than or EqualZ V (N A NAN)000101NoUGEUnordered or Greater Than NAN V Z 000100	NGT	Not Greater Than	NAN V Z V N	011101	Yes
LTLess ThanN $\land$ (NAN $\forall Z$ )010100YesNLTNot Less Than or EqualZ $\lor$ (N $\land$ NAN)011011YesLELess Than or EqualZ $\lor$ (N $\land$ NAN)011010YesNLENot Less Than or EqualNAN $\lor$ (N $\lor Z$ )011010YesGLGreater or Less ThanNAN $\lor Z$ 010101YesNGLNot Greater or Less ThanNAN $\lor Z$ 011001YesSGLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesSGLEGreater, Less or EqualNAN011000YesSGLEGreater, Less or EqualNAN011000YesSGLENot Greater, Less or EqualNAN011000YesSGLOrdered Greater ThanNAN $\lor Z$ 000001NoNENot EqualZ001101NoOGTOrdered Greater Than or EqualZ $\lor$ (NAN $\lor N$ )000011NoULEUnordered or Less or EqualNAN $\lor Z \lor N$ 001101NoOLTOrdered Less ThanNAN $\lor Z \lor N$ 001011NoOLTOrdered Less Than or EqualZ $\lor$ (N $\land$ NAN)000101NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001101NoOGEOrdered Less Than or EqualZ $\lor$ (N $\land$ NAN)000101NoOLTOrdered Greater or EqualNAN $\lor Z \lor N$ 001101NoOLEOrdered regrater or EqualNAN $\lor Z \lor N$	GE	Greater Than or Equal	$Z \vee (\overline{NAN} \overline{\vee} \overline{N})$	010011	Yes
NLTNot Less ThanNAN V (Z V N)011011YesLELess Than or EqualZ V (N $\land$ NAN)010101YesNLENot Less Than or EqualNAN V (N $\lor$ Z)011010YesGLGreater or Less ThanNAN $\lor$ Z010110YesNGLNot Greater or Less ThanNAN $\lor$ Z011001YesSLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001101NoOGTOrdered Greater ThanNAN $\lor$ Z $\lor$ N00010NoULEUnordered or Less or EqualNAN $\lor$ Z $\lor$ N001101NoOGEOrdered Greater Than or EqualZ $\lor$ (NAN $\bigtriangledown$ N)000011NoULTUnordered or Less ThanNAN $\lor$ Z $\lor$ N001101NoOLTOrdered Less ThanN $\land$ (NAN $\lor$ Z)00100NoUGEUnordered or Greater or EqualNAN $\lor$ Z $\lor$ N001011NoOLEOrdered Less Than or EqualZ $\lor$ (N $\land$ NAN)000101NoUGEUnordered or Greater or EqualNAN $\lor$ Z $\lor$ 001001NoOGEOrdered Less ThanNAN $\lor$ Z $\lor$ 001001NoOGEOrdered Greater or Less ThanNAN $\lor$ Z $\lor$ 001001NoOGEUnordered or Greater or EqualNAN	NGE	Not Greater Than or Equal	NAN V (N $\Lambda \overline{Z}$ )	011100	Yes
LELess Than or EqualZ V (N $\land$ NAN)010101YesNLENot Less Than or EqualNAN V (N $\lor Z$ )011010YesGLGreater or Less ThanNAN $\lor Z$ 010110YesNGLNot Greater or Less ThanNAN $\lor Z$ 011001YesGLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\lor Z \lor N$ 00010NoULEUnordered or Less or EqualNAN $\lor Z \lor N$ 001101NoOGEOrdered Greater Than or EqualZ $\lor (NAN \lor N)$ 000011NoULTUnordered or Less ThanNAN $\lor Z \lor N$ 001100NoULTUnordered or Greater or EqualNAN $\lor Z \lor N$ 001011NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001011NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001101NoUGTUnordered or Greater or Less ThanNAN $\lor Z \lor N$ 001101NoUGEUnordered or Greater or Less ThanNAN $\lor Z \lor N$ 001101NoUGEUnordered or Greater or Less ThanNAN $\lor Z \lor N$ 001010NoUGEUnordered or Greater or Less ThanNAN $\lor Z \lor N$ 001010No	LT	Less Than	$N \land (\overline{NAN} \ \overline{V} \ \overline{Z})$	010100	Yes
NLENot Less Than or EqualNAN V ( $\overline{N} \nabla \overline{Z}$ )011010YesGLGreater or Less Than $\overline{NAN} \nabla \overline{Z}$ 010110YesNGLNot Greater or Less ThanNAN $\nabla \overline{Z}$ 010011YesGLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\nabla \overline{Z} \nabla \overline{N}$ 000010NoULEUnordered or Less or EqualNAN $\nabla Z \nabla \overline{N}$ 00011NoOGEOrdered Greater Than or EqualZ V (NAN $\nabla \overline{N}$ )000011NoULTUnordered or Less ThanNAN $\nabla Z \vee N$ 001100NoULTUnordered or Greater or EqualNAN $\nabla Z \vee N$ 001101NoOLTOrdered Less ThanNAN $\nabla Z \vee N$ 001011NoUGEUnordered or Greater or EqualNAN $\nabla Z \vee N$ 00101NoUGEUnordered or Greater or EqualNAN $\nabla Z \vee N$ 00101NoUGTUnordered or Greater ThanNAN $\nabla Z$ 00100NoUGEUnordered or Greater ThanNAN $\nabla Z$ 00100NoUGEUnordered or Greater or EqualNAN $\nabla Z$ 00101NoUGEUnordered or Greater or EqualNAN $\nabla Z$ 00101NoUGTUnordered or Greater ThanNAN $\nabla Z$ 00101NoUGQ <td>NLT</td> <td>Not Less Than</td> <td>NAN V (Z V N)</td> <td>011011</td> <td>Yes</td>	NLT	Not Less Than	NAN V (Z V N)	011011	Yes
GLGreater or Less ThanNAN $\forall Z$ 010110YesNGLNot Greater or Less ThanNAN $\forall Z$ 011001YesGLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN010100YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\forall Z \forall N$ 00010NoULEUnordered or Less or EqualNAN $\forall Z \forall N$ 000101NoOGEOrdered Greater Than or EqualZ $\lor (NAN \forall N)$ 000111NoOGEOrdered Greater Than or EqualZ $\lor (NAN \forall N)$ 000101NoULTUnordered or Less ThanNAN $\lor Z \lor N$ 001100NoULTUnordered or Greater or EqualNAN $\lor Z \lor N$ 001011NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001011NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 00101NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 00101NoUGTUnordered or Greater ThanNAN $\lor Z \lor N$ 001101NoUGEUnordered or EqualNAN $\lor Z \lor N$ 001101NoUEQUnordered or Greater ThanNAN $\lor Z \lor N$ 001010NoUEQUnordered or Greater ThanNAN $\lor Z \lor N$ 001101NoUEQUnordered or Greater Than NAN $\forall Z \lor N$ 001101NoUEQUn	LE	Less Than or Equal	$Z V (N \Lambda \overline{NAN})$	010101	Yes
NGLNot Greater or Less ThanNAN V Z011001YesGLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\forall Z \forall N$ 000010NoULEUnordered or Less or EqualNAN $\forall Z \forall N$ 000110NoOGEOrdered Greater Than or EqualZ $\lor (NAN \forall N)$ 000111NoOGEOrdered Greater Than or EqualZ $\lor (NAN \forall N)$ 000110NoULTUnordered or Less ThanNAN $\lor Z \lor N$ 001100NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001011NoOLEOrdered Less ThanNAN $\lor Z \lor N$ 001011NoUGEUnordered or Greater or EqualNAN $\lor Z \lor N$ 001101NoUGTUnordered or Greater or EqualNAN $\lor Z \lor N$ 001010NoUGTUnordered or Greater or Less ThanNAN $\lor Z$ 001001NoUEQUnordered or EqualNAN $\lor Z$ 001001NoURQUnordered or EqualNAN $\lor Z$ 001001NoUEQUnordered or Less ThanNAN $\lor Z$ 001001NoUGTUnordered or Greater or Less ThanNAN $\lor Z$ 001001NoURQUnordered or EqualNAN $\lor Z$ 001001NoURQUnordered or Less Tha	NLE	Not Less Than or Equal	NAN V (N V Z)	011010	Yes
GLEGreater, Less or EqualNAN010111YesNGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\nabla Z \nabla N$ 000010NoULEUnordered or Less or EqualNAN $\nabla Z \nabla N$ 001101NoOGEOrdered Greater Than or EqualZ v (NAN $\nabla N$ )000011NoULTUnordered or Less ThanNAN $V (N \wedge Z)$ 001100NoOLTOrdered Less ThanNAN $V (N \wedge Z)$ 001100NoOLEUnordered or Greater or EqualNAN $v Z v N$ 001011NoOLEOrdered Less ThanN $\wedge (\overline{NAN} \nabla Z)$ 000100NoUGTUnordered or Greater or EqualNAN $v Z v N$ 001011NoOGLOrdered Less Than or EqualZ v (N $\wedge NAN$ )000101NoUGTUnordered or Greater or Less ThanNAN $V (\overline{N} \nabla Z)$ 001100NoUGTUnordered or Greater or Less ThanNAN $V Z$ 001001NoOGLOrdered Greater or Less ThanNAN $V Z$ 001001NoURQUnordered or EqualNAN $V Z$ 001001NoURQUnordered or EqualNAN $V Z$ 001001NoOROrderedNAN001000NoUNUnorderedNAN001000NoFFalseFalse000000No <td>GL</td> <td>Greater or Less Than</td> <td><math>\overline{NAN} \overline{V} \overline{Z}</math></td> <td>010110</td> <td>Yes</td>	GL	Greater or Less Than	$\overline{NAN} \overline{V} \overline{Z}$	010110	Yes
NGLENot Greater, Less or EqualNAN011000YesIEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\nabla Z \nabla N$ 000010NoULEUnordered or Less or EqualNAN $V Z V N$ 001101NoOGEOrdered Greater Than or Equal $Z V (\overline{NAN} \nabla \overline{N})$ 000011NoULTUnordered or Less ThanNAN $V (N \wedge \overline{Z})$ 001100NoOLTOrdered Less ThanNAN $V (N \wedge \overline{Z})$ 001010NoOLEUnordered or Greater or EqualNAN $V Z V N$ 001011NoOLEOrdered Less ThanNAN $V Z V N$ 001011NoOLEOrdered Less Than or Equal $Z V (N \wedge \overline{NAN})$ 000101NoOGLOrdered Greater or Legal $Z V (N \wedge \overline{NAN})$ 000101NoOGLOrdered or Greater ThanNAN $V (\overline{N} \nabla \overline{Z})$ 001101NoOGLOrdered Greater or Less ThanNAN $V (\overline{N} \nabla \overline{Z})$ 001101NoOGLOrdered or Greater ThanNAN $V (\overline{N} \nabla \overline{Z})$ 001010NoOGLOrdered Greater or Less ThanNAN $V (\overline{N} \nabla \overline{Z})$ 001010NoOGLOrdered Greater or Less ThanNAN $V (\overline{N} \nabla \overline{Z})$ 001011NoOROrdered Man000110NoNoOROrdered Man000101NoNoUNUnordered or EqualNAN $V Z$ 001000No <t< td=""><td>NGL</td><td>Not Greater or Less Than</td><td>NAN V Z</td><td>011001</td><td>Yes</td></t<>	NGL	Not Greater or Less Than	NAN V Z	011001	Yes
IEEE Aware TestsEQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\nabla Z \nabla N$ 000010NoULEUnordered or Less or EqualNAN $V Z V N$ 001101NoOGEOrdered Greater Than or Equal $Z V (NAN \nabla N)$ 000011NoULTUnordered or Less ThanNAN $V (N \Lambda \overline{Z})$ 001100NoOLTOrdered Less ThanNAN $V (N \Lambda \overline{Z})$ 000100NoOLEUnordered or Greater or EqualNAN $V Z V N$ 001011NoUGEUnordered or Greater or EqualNAN $V Z V N$ 001011NoOLEOrdered Less Than or Equal $Z V (N \Lambda NAN)$ 000101NoUGTUnordered or Greater or EqualNAN $V (\overline{N} \overline{Z})$ 001100NoUGTUnordered or Greater or Less ThanNAN $\overline{V} \overline{Z}$ 001101NoUGQUnordered or EqualNAN $V (\overline{N} \overline{Z})$ 001101NoUEQUnordered or EqualNAN $V Z$ 001001NoOROrderedNAN001011NoUNUnorderedNAN001000NoFFalseFalse000000NoTrueTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	GLE	Greater, Less or Equal	NAN	010111	Yes
EQEqualZ000001NoNENot EqualZ001110NoOGTOrdered Greater ThanNAN $\nabla Z \nabla N$ 000010NoULEUnordered or Less or EqualNAN $\nabla Z \nabla N$ 001101NoOGEOrdered Greater Than or Equal $Z \vee (NAN \nabla N)$ 000011NoULTUnordered or Less ThanNAN $V (N \wedge \overline{Z})$ 001100NoOLTOrdered Less ThanNAN $V (N \wedge \overline{Z})$ 001100NoOLEUnordered or Greater or EqualNAN $V Z \vee N$ 001011NoOLEOrdered Less Than or Equal $Z \vee (N \wedge NAN)$ 001011NoOLEOrdered Icess Than or Equal $Z \vee (N \wedge NAN)$ 001010NoUGTUnordered or Greater or EqualNAN $V Z \vee N$ 001101NoUGTUnordered or Greater ThanNAN $\nabla \overline{Z}$ 001100NoUGTUnordered or Greater or Less ThanNAN $\nabla \overline{Z}$ 001010NoUGTUnordered or Greater or Less ThanNAN $\nabla \overline{Z}$ 001100NoUGTUnordered or EqualNAN $\nabla Z$ 001001NoUEQUnordered or EqualNAN $\nabla Z$ 001001NoUROrderedNAN001000NoUNUnorderedNAN001000NoUNUnorderedNAN001000NoSFFalseFalse000000NoSTSignaling FalseFalse010000YesSEQSignaling EqualZ01000	NGLE	Not Greater, Less or Equal	NAN	011000	Yes
NENot EqualZ001110NoOGTOrdered Greater Than $\overline{NAN}  \overline{\nabla}  \overline{Z}  \overline{\nabla}  \overline{N}$ 000010NoULEUnordered or Less or Equal $NAN  V  Z  V  N$ 001101NoOGEOrdered Greater Than or Equal $Z  V  (\overline{NAN}  \overline{\nabla}  \overline{N})$ 000011NoULTUnordered or Less Than $NAN  V  Z  V  N$ 001100NoOLTOrdered Less Than $NAN  V  (N  \Lambda  \overline{Z})$ 001100NoOLEUnordered or Greater or Equal $NAN  V  Z  V  N$ 001011NoOLEOrdered Less Than or Equal $Z  V  (N  \Lambda  \overline{NAN})$ 000101NoOLEOrdered Less Than or Equal $Z  V  (N  \Lambda  \overline{NAN})$ 000101NoOGLOrdered Greater or Less Than $NAN  V  (\overline{N}  \overline{V}  \overline{Z})$ 001100NoOGLOrdered Greater or Less Than $NAN  V  (\overline{N}  \overline{V}  \overline{Z})$ 000110NoUEQUnordered or Greater Than $NAN  V  \overline{Z}$ 001001NoOGLOrdered Greater or Less Than $\overline{NAN}  V  \overline{Z}$ 001001NoUEQUnordered or Equal $NAN  V  Z$ 001001NoOROrderedNAN000111NoUNUnorderedNAN001000NoTTrueTrue001000NoSFSignaling FalseFalse000000NoSEQSignaling EqualZ010001Yes					
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	EQ	Equal	Z	000001	No
ULEUnordered or Less or EqualNAN V Z V N001101NoOGEOrdered Greater Than or Equal $Z \vee (NAN \nabla N)$ 000011NoULTUnordered or Less ThanNAN V (N $\Lambda Z$ )001100NoOLTOrdered Less ThanN $\Lambda (NAN \nabla Z)$ 000100NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N $\Lambda NAN$ )000101NoUGTUnordered or Greater or EqualNAN V Z V N001010NoUGTUnordered or Greater ThanNAN V (N $\nabla Z$ )001100NoOGLOrdered Greater or Less ThanNAN V (N $\nabla Z$ )001101NoOGLUnordered or EqualNAN V Z001001NoOROrdered TequalNAN V Z001001NoUNUnordered or EqualNAN000111NoOROrderedNAN000111NoUNUnordered or EqualNAN001001NoOROrderedNAN000101NoUNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000TTrueTrue011111NoSFSignaling FalseFalse010000YesSTSignaling EqualZ010001Yes	NE	Not Equal	Z	001110	No
OGEOrdered Greater Than or Equal $Z \vee (\overline{NAN} \overline{\vee} \overline{N})$ 000011NoULTUnordered or Less ThanNAN V (N $\overline{AZ}$ )001100NoOLTOrdered Less ThanN $\Lambda$ ( $\overline{NAN} \overline{\vee} \overline{Z}$ )000100NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N $\Lambda \overline{NAN}$ )000101NoUGTUnordered or Greater ThanNAN V $\overline{Z}$ 001010NoUGTUnordered or Greater ThanNAN V ( $\overline{N} \overline{Z}$ )001100NoOGLOrdered Greater or Less ThanNAN V $\overline{X} \overline{Z}$ 000100NoUEQUnordered or EqualNAN V $\overline{Z}$ 001011NoOROrderedNAN000111NoUNUnordered or EqualNAN V $\overline{Z}$ 001001NoOROrderedNAN000111NoOROrderedNAN001000NoTrueTrueO1000NoSFSignaling FalseFalse010000YesSTSignaling EqualZ010001Yes	OGT	Ordered Greater Than	$\overline{NAN} \ \overline{V} \ \overline{Z} \ \overline{V} \ \overline{N}$	000010	No
ULTUnordered or Less ThanNAN V (N $\land \overline{Z}$ )001100NoOLTOrdered Less ThanN $\land$ (NAN $\lor \overline{Z}$ )000100NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N $\land$ NAN)000101NoUGTUnordered or Greater ThanNAN V (N $\lor \overline{Z}$ )001010NoOGLOrdered Greater or Less ThanNAN V (N $\lor \overline{Z}$ )001100NoOGLOrdered Greater or Less ThanNAN V Z001011NoUEQUnordered or EqualNAN V Z001001NoOROrderedNAN000111NoUNUnordered or EqualNAN001000NoFFalseFalse000000NoTrueTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling EqualZ010001Yes	ULE	Unordered or Less or Equal	NAN V Z V N	001101	No
OLTOrdered Less ThanN $\Lambda$ (NAN $\forall \overline{Z}$ )000100NoUGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N $\Lambda$ NAN)000101NoUGTUnordered or Greater ThanNAN V ( $\overline{N}  \overline{V}  \overline{Z}$ )001010NoOGLOrdered Greater or Less ThanNAN $\nabla Z$ 000100NoUEQUnordered or EqualNAN $\nabla Z$ 000101NoURQUnordered or EqualNAN $\nabla Z$ 001001NoOROrderedNAN000111NoUNUnorderedNAN000111NoSFFalseFalse000000NoSEQSignaling EqualZ010001Yes	OGE	Ordered Greater Than or Equal	$Z V (\overline{NAN} \overline{V} \overline{N})$	000011	No
UGEUnordered or Greater or EqualNAN V Z V N001011NoOLEOrdered Less Than or EqualZ V (N $\Lambda$ NAN)000101NoUGTUnordered or Greater ThanNAN V ( $\overline{N} \nabla \overline{Z}$ )001010NoOGLOrdered Greater or Less ThanNAN $\nabla \overline{Z}$ 000101NoUEQUnordered or EqualNAN $\nabla \overline{Z}$ 001001NoOROrderedNAN000111NoUNUnordered or EqualNAN000111NoOROrderedNAN000111NoUNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSEQSignaling EqualZ010001Yes	ULT	Unordered or Less Than	NAN V (N $\Lambda \overline{Z}$ )	001100	No
OLEOrdered Less Than or Equal $Z V (N \land \overline{NAN})$ 000101NoUGTUnordered or Greater ThanNAN $V (\overline{N} \lor \overline{Z})$ 001010NoOGLOrdered Greater or Less Than $\overline{NAN} \lor \overline{Z}$ 000110NoUEQUnordered or EqualNAN $V Z$ 001001NoOROrderedNAN000111NoUNUnordered or EqualNAN000111NoOROrderedNAN000100NoFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling EqualZ010001Yes	OLT	Ordered Less Than	$N \land (\overline{NAN} \ \overline{V} \ \overline{Z})$	000100	No
UGTUnordered or Greater ThanNAN V ( $\overline{N}  \overline{V}  \overline{Z}$ )001010NoOGLOrdered Greater or Less Than $\overline{NAN}  \overline{V}  \overline{Z}$ 000110NoUEQUnordered or EqualNAN V Z001001NoOROrderedNAN000111NoUNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	UGE	Unordered or Greater or Equal	NAN V Z V N	001011	No
$\begin{tabular}{ c c c c c c } \hline OGL & Ordered Greater or Less Than & $\overline{NAN}\overline{V}\overline{Z}$ & 000110 & $No$ \\ \hline UEQ & Unordered or Equal & $NANVZ$ & 001001 & $No$ \\ \hline OR & Ordered & $NAN$ & 000111 & $No$ \\ \hline UN & Unordered & $NAN$ & 001000 & $No$ \\ \hline & $Miscellaneous Tests$ \\ \hline F & $False$ & $False$ & 000000 & $No$ \\ \hline T & $True$ & $True$ & 001111 & $No$ \\ \hline SF & $Signaling False$ & $False$ & 010000 & $Yes$ \\ \hline ST & $Signaling True$ & $True$ & 011111 & $Yes$ \\ \hline SEQ & $Signaling Equal$ & $Z$ & 010001 & $Yes$ \\ \hline \end{tabular}$	OLE	Ordered Less Than or Equal	$Z V (N \Lambda \overline{NAN})$	000101	No
UEQUnordered or EqualNAN V Z001001NoOROrderedNAN000111NoUNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	UGT	Unordered or Greater Than	NAN V ( $\overline{N} \overline{V} \overline{Z}$ )	001010	No
OROrderedNAN000111NoUNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	OGL	Ordered Greater or Less Than	$\overline{NAN} \overline{V} \overline{Z}$	000110	No
UNUnorderedNAN001000NoMiscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	UEQ	Unordered or Equal	NAN V Z	001001	No
Miscellaneous TestsFFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	OR	Ordered	NAN	000111	No
FFalseFalse000000NoTTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	UN	Unordered	NAN	001000	No
TTrueTrue001111NoSFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes		Misce	llaneous Tests		
SFSignaling FalseFalse010000YesSTSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	F	False	False	000000	No
STSignaling TrueTrue011111YesSEQSignaling EqualZ010001Yes	Т	True	True	001111	No
SEQ Signaling Equal Z 010001 Yes	SF	Signaling False	False	010000	Yes
	ST	Signaling True	True	011111	Yes
SNE         Signaling Not Equal         Z         011110         Yes	SEQ	Signaling Equal	Z	010001	Yes
	SNE	Signaling Not Equal	Z	011110	Yes

amalgamation of the various parts that make up an instruction description. In descriptions for the integer unit differ slightly from those for the floating-point unit; i are no operation tables included for integer unit instruction descriptions.

The size attribute line specifies the size of the operands of an instruction. V instruction uses operands of more than one size, the mnemonic of the instruction a suffix such as:

- .B—Byte Operands
- .W—Word Operands
- .L-Long-Word Operands
- .S—Single-Precision Real Operands
- .D-Double-Precision Real Operands
- .X—Extended-Precision Real Operands
- .P—Packed BCD Real Operands

The instruction format specifies the bit pattern and fields of the operation and co words, and any other words that are always part of the instruction. The effective extensions are not explicitly illustrated. The extension words, if any, follow immedia the illustrated portions of the instructions.





# INTEGER INSTRUCTIONS

This section contains detailed information about the integer instructions for the family. A detailed discussion of each instruction description is arranged in alphabet by instruction mnemonic.

Each instruction description identifies the differences among the M68000 famil instruction. Noted under the title of the instruction are all specific processors that that instruction—for example:

#### Test Bit Field and Change (MC68030, MC68040)

The MC68HC000 is identical to the MC68000 except for power dissipation; the instructions that apply to the MC68000 also apply to the MC68HC000. All reference MC68000, MC68020, and MC68030 include references to the corresponding e controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the linclude the MC68LC040 and MC68EC040. This referencing applies throughout th unless otherwise specified.

Identified within the paragraphs are the specific processors that use different in fields, instruction formats, etc.—for example:

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn) 110 reg. number:An (bd,PC,Xn)**	111
--------------------------------------------	-----


\*\*Can be used with CPU32 processor

**Appendix A Processor Instruction Summary** provides a listing of all processor instructions that apply to them for quick reference.

- **Syntax:** ABCD (Ay), (Ax)
- Attributes: Size = (Byte)
- **Description:** Adds the source operand to the destination operand along with the exand stores the result in the destination location. The addition is performed using coded decimal arithmetic. The operands, which are packed binary-coded numbers, can be addressed in two different ways:
  - 1. Data Register to Data Register: The operands are contained in the dat ters specified in the instruction.
  - 2. Memory to Memory: The operands are addressed with the predecreme dressing mode using the address registers specified in the instruction.

This operation is a byte operation only.

#### **Condition Codes:**



- X Set the same as the carry bit.
- N Undefined.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Undefined.
- C Set if a decimal carry was generated; cleared otherwise.

#### NOTE

Normally, the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

1	1	0	0	REGISTER Rx	1	0	0	0	0	R/M	REGI
---	---	---	---	-------------	---	---	---	---	---	-----	------

#### **Instruction Fields:**

Register Rx field—Specifies the destination register.

- If R/M = 0, specifies a data register.
- If R/M = 1, specifies an address register for the predecrement addressing

R/M field—Specifies the operand addressing mode.

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Ry field—Specifies the source register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing

Attributes: Size = (Byte, Word, Long)

**Description:** Adds the source operand to the destination operand using binary add stores the result in the destination location. The size of the operation may be as byte, word, or long. The mode of the instruction indicates which operar source and which is the destination, as well as the operand size.

#### **Condition Codes:**



- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a carry is generated; cleared otherwise.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	0	0	1	1 REGISTER OPMODE	DECISTED				E		EF	FECTIVE	ADDRESS
I	1	0	I		.EGISTE	ĸ		OPMODE			MODE		REG	

Opmode field

Byte	Word	Long	Operation
000	001	010	$<$ ea > + Dn $\rightarrow$ Dn
100	101	110	$Dn + < ea > \rightarrow < ea >$

Effective Address field—Determines addressing mode.

a. If the location specified is a source operand, all addressing modes can as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An*	001	reg. number:An	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)†	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Word and long only

\*\*Can be used with CPU32.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	_	_	(xxx).W	111	C
An		—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	—	

\*Can be used with CPU32

## NOTE

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

- Attributes: Size = (Word, Long)
- **Description:** Adds the source operand to the destination address register and s result in the address register. The size of the operation may be specified at long. The entire destination address register is used regardless of the operation

# **Condition Codes:**

Not affected.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2		
4	1	0	4		REGISTER		DECISTED			OPMODI	<b>_</b>		EF	FECTIVE	ADDRESS
I	1	0	I		CEGISTEI	τ.					MODE		REG		

# Instruction Fields:

Register field—Specifies any of the eight address registers. This is al destination.

Opmode field—Specifies the size of the operation.

011—Word operation; the source operand is sign-extended to a long operation is performed on the address register using all 32 bits.
 111—Long operation.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reę
Dn	000	reg. number:Dn	(xxx).W	111	(
An	001	reg. number:An	(xxx).L	111	(
(An)	010	reg. number:An	# <data></data>	111	1
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	(
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	(
		-			

## MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C


\*Can be used with CPU32

Syntax:	ADDI # < data > , < ea >
---------	--------------------------

Attributes: Size = (Byte, Word, Long)

**Description:** Adds the immediate data to the destination operand and stores the the destination location. The size of the operation may be specified as byte long. The size of the immediate data matches the operation size.

# **Condition Codes:**



- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a carry is generated; cleared otherwise.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2										
	0		0	0	1	4	0	0	0	0	0	0	0	0	0	0	0	SIZE			EFI	FECTIV	E ADDRESS
0	0	0					0	SIZE			MODE		REG										
	16-BIT WORD DATA									8	3-BIT BY	TE DATA											
	32-BIT LONG DATA																						

- 00 Byte operation
- 01 Word operation
- 10 Long operation
- Effective Address field—Specifies the destination operand. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

\*Can be used with CPU32

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.

If size = 01, the data is the entire immediate word.


If size = 10, the data is the next two immediate words.

Syntax:	ADDQ
---------	------

## Attributes: Size = (Byte, Word, Long)

**Description:** Adds an immediate value of one to eight to the operand at the d location. The size of the operation may be specified as byte, word, or long. I long operations are also allowed on the address registers. When adding to registers, the condition codes are not altered, and the entire destination register is used regardless of the operation size.

## **Condition Codes:**



- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a carry occurs; cleared otherwise.

The condition codes are not affected when the destination is an address reg

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	1		DATA		0 0175		76	EFFECTIVE ADDRE			ADDRESS
0	1	0	I		DATA		0	SIZE			MODE		REG

immediate value zero representing a value of eight.

Size field—Specifies the size of the operation.

- 00—Byte operation
- 01-Word operation
- 10—Long operation

Effective Address field—Specifies the destination location. Only alterable address can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	_	

MC

\*Word and long only.

\*\*Can be used with CPU32.


**Syntax:** ADDX - (Ay), - (Ax)

Attributes: Size = (Byte, Word, Long)

- **Description:** Adds the source operand and the extend bit to the destination operators the result in the destination location. The operands can be address different ways:
  - 1. Data register to data register—The data registers specified in the inst contain the operands.
  - Memory to memory—The address registers specified in the instruction the operands using the predecrement addressing mode.

The size of the operation can be specified as byte, word, or long.

# **Condition Codes:**



- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a carry is generated; cleared otherwise.

# NOTE

Normally, the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

1	1	0	1	REGISTER Rx	1	SIZE	0	0	R/M	REGIST
---	---	---	---	-------------	---	------	---	---	-----	--------

## **Instruction Fields:**

Register Rx field—Specifies the destination register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing r

Size field—Specifies the size of the operation.

00 — Byte operation

01 — Word operation

10 — Long operation

R/M field—Specifies the operand address mode.

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Ry field—Specifies the source register.

If R/M = 0, specifies a data register.


If R/M = 1, specifies an address register for the predecrement addressing r

# Syntax: AND Dn, < ea >

# Attributes: Size = (Byte, Word, Long)

**Description:** Performs an AND operation of the source operand with the d operand and stores the result in the destination location. The size of the oper be specified as byte, word, or long. The contents of an address register m used as an operand.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	0		DECICIED		REGISTER OPMODE			EF	FECTIVI	ADDRESS	
	1	0	0		COSTE	ĸ	OPMODE			MODE		REG	

# **Instruction Fields:**

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	${\sf < ea > \Lambda \ Dn \rightarrow Dn}$
100	101	110	$Dn \Lambda < ea > \rightarrow < ea >$

used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reç
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

## MC68020, MC68030, and MC68040 only

(bd,An,Xn*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

\*Can be used with CPU32.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	_	—	(xxx).W	111	
An		—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*		
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	—	

\*Can be used with CPU32.


## NOTE

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

Most assemblers use ANDI when the source is immediate data.

- Syntax: ANDI # < data > , < ea >
- Attributes: Size = (Byte, Word, Long)
- **Description:** Performs an AND operation of the immediate data with the de operand and stores the result in the destination location. The size of the operate be specified as byte, word, or long. The size of the immediate data mate operation size.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1									
ſ	0	0	0	0	0	0	4	4	0	0	0	0		_	0	0		SIZE			EFI	FECTIVE	ADDRESS
	0	0				MODE		REGI															
ſ	16-BIT WORD DATA								8	3-BIT BY	TE DATA												
ſ	32-BIT LONG DATA																						

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

\*Can be used with CPU32

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.

If size = 01, the data is the entire immediate word.


If size = 10, the data is the next two immediate words.

Assembler	
Syntax:	ANDI # < data > ,CCR

Attributes: Size = (Byte)

**Description:** Performs an AND operation of the immediate operand with the codes and stores the result in the low-order byte of the status register.

# **Condition Codes:**



X — Cleared if bit 4 of immediate operand is zero; unchanged otherwise.

N — Cleared if bit 3 of immediate operand is zero; unchanged otherwise.

Z — Cleared if bit 2 of immediate operand is zero; unchanged otherwise.

V — Cleared if bit 1 of immediate operand is zero; unchanged otherwise.

C — Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	0	0	1	0	0	0	1	1	1	1	C
0	0	0	0	0	0	0	0				3-BIT BY	TE DAT	Ą	

Syntax:	ASd # < data > ,Dy
-	ASd < ea >
	where d is direction, L or R


# Attributes: Size = (Byte, Word, Long)


**Description:** Arithmetically shifts the bits of the operand in the direction (L or R) The carry bit receives the last bit shifted out of the operand. The shift courshifting of a register may be specified in two different ways:

- 1. Immediate—The shift count is specified in the instruction (shift range,
- 2. Register—The shift count is the value in the data register specified in ir modulo 64.


The size of the operation can be specified as byte, word, or long. An operand ory can be shifted one bit only, and the operand size is restricted to a word.

For ASL, the operand is shifted left; the number of positions shifted is the sl Bits shifted out of the high-order bit go to both the carry and the extend bits; shifted into the low-order bit. The overflow bit indicates if any sign changes of ing the shift.





# **Condition Codes:**



- X Set according to the last bit shifted out of the operand; unaffected for count of zero.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if the most significant bit is changed at any time during the shift or cleared otherwise.
- C Set according to the last bit shifted out of the operand; cleared for a sh of zero.

## Instruction Format:

#### **REGISTER SHIFTS**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	0	F	COUNT? REGISTEF	२	dr	S	IZE	i/r	0	0	REGI

#### **Instruction Fields:**

Count/Register field—Specifies shift count or register that contains the shift count if i/r = 0, this field contains the shift count. The values 1 - 7 represent count 7; a value of zero represents a count of eight.

If i/r = 1, this field specifies the data register that contains the shift count (mod

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

i/r field

If i/r = 0, specifies immediate shift count.

If i/r = 1, specifies register shift count.

Register field—Specifies a data register to be shifted.

# **Instruction Format:**

#### MEMORY SHIFTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2
	4	4		0	0	0	dr 1	4	4		EF	FECTIVE	ADDRESS
I	I	I	0	0	0	0	dr	I	I		MODE		REG

# **Instruction Fields:**

dr field—Specifies the direction of the shift.

- 0 Shift right
- 1 Shift left

Addressing Mode	Mode	Register
Dn	_	_
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

\*Can be used with CPU32.

Assembler Syntax:	Bcc < label >
Attributes:	Size = (Byte, Word, Long*)
	*(MC68020, MC68030, and MC68040 only)

**Description:** If the specified condition is true, program execution continues at local + displacement. The program counter contains the address of the instruction the Bcc instruction plus two. The displacement is a twos-complement interpresents the relative distance in bytes from the current program counter destination program counter. If the 8-bit displacement field in the instruction zero, a 16-bit displacement (the word immediately following the instruction) is the 8-bit displacement field in the instruction word is all ones (\$FF), the displacement (long word immediately following the instruction) is used. Cond cc specifies one of the following conditional tests (refer to Table 3-19 information on these conditional tests):

> Condition Low or Same Less Than Minus Not Equal Plus Overflow Clear Overflow Set

Mnemonic	Condition	Mnemonic
CC(HI)	Carry Clear	LS
CS(LO)	Carry Set	LT
EQ	Equal	MI
GE	Greater or Equal	NE
GT	Greater Than	PL
HI	High	VC
LE	Less or Equal	VS

# **Condition Codes:**

Not affected.

0	1	1	0	CONDITION	8-BIT DISPLACEMENT			
	16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00							
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF								

# Instruction Fields:

Condition field—The binary code for one of the conditions listed in the table.

- 8-Bit Displacement field—Twos complement integer specifying the number between the branch instruction and the next instruction to be execute condition is met.
- 16-Bit Displacement field—Used for the displacement when the 8-bit displacement field contains \$00.
- 32-Bit Displacement field—Used for the displacement when the 8-bit displation field contains \$FF.

# NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).


Assembler	BCHG Dn, < ea >
Syntax:	BCHG # < data > , < ea >

Attributes: Size = (Byte, Long)

**Description:** Tests a bit in the destination operand and sets the Z condit appropriately, then inverts the specified bit in the destination. When the destination a data register, any of the 32 bits can be specified by the modulo 32-bit number the destination is a memory location, the operation is a byte operation, ar number is modulo 8. In all cases, bit zero refers to the least significant bit number for this operation may be specified in either of two ways:

- 1. Immediate—The bit number is specified in a second word of the instru
- 2. Register—The specified data register contains the bit number.

# **Condition Codes:**



- X Not affected.
- N Not affected.
- Z Set if the bit tested is zero; cleared otherwise.
- V Not affected.
- C Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	0	0	0		REGISTER			0 1		EF	FECTIVI	ADDRESS	
		0	0		CEGISTER	•					MODE		REGI

# **Instruction Fields:**

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Mode	Reg
111	C
111	C
_	
	111

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)		

\*Long only; all others are byte only.

\*\*Can be used with CPU32.

1	5	14	13	12	11	10	9	8	7	6	5	4	3	2
	<u></u>	0	0	0	1	0	0	0	0	1	EFF		ECTIVE	ADDRESS
		0	0									MODE		REG
(	0	0	0	0	0	0	0	0	BIT NUMBER					

# **Instruction Fields:**

Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Мс
Dn*	000	reg. number:Dn	(xxx).W	11
An	_	—	(xxx).L	11
(An)	010	reg. number:An	# <data></data>	
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†		(bd,
([bd,PC,Xn],od)		([bd,/
([bd,PC],Xn,od)	_	([bd,/

Re

\*Long only; all others are byte only.

\*\*Can be used with CPU32.


Bit Number field—Specifies the bit number.

Assembler	BCLR Dn, < ea >
Syntax:	BCLR $\# < data > , < ea >$

# Attributes: Size = (Byte, Long)

- **Description:** Tests a bit in the destination operand and sets the Z condition appropriately, then clears the specified bit in the destination. When a data rethe destination, any of the 32 bits can be specified by a modulo 32-bit number a memory location is the destination, the operation is a byte operation, and number is modulo 8. In all cases, bit zero refers to the least significant bit. number for this operation can be specified in either of two ways:
  - 1. Immediate—The bit number is specified in a second word of the instruct
  - 2. Register—The specified data register contains the bit number.

# **Condition Codes:**



- X Not affected.
- N Not affected.
- Z Set if the bit tested is zero; cleared otherwise.
- V Not affected.
- C Not affected.

MC

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	0	0	0	0		REGISTER		1	1	0		EFI	FECTIVE	ADDRES
	0					CEGISTE	ĸ			0		MODE		REC

# **Instruction Fields:**

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	[.	Addressing Mode	Mode	Re
Dn*	000	reg. number:Dn		(xxx).W	111	
An	—	_		(xxx).L	111	
(An)	010	reg. number:An		# <data></data>	_	
(An) +	011	reg. number:An				
– (An)	100	reg. number:An				
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	—	

\*Long only; all others are byte only.

\*\*Can be used with CPU32.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	
0	0	0	0	1	0	0	0	1	0		EFFECTIVE ADDRESS			
0	0		0 0						I			MODE		REGI
0	0	0	0	0	0	0	0	BIT NUMBER						

# Instruction Fields:

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	—	

\*Long only; all others are byte only.

\*\*Can be used with CPU32.

Bit Number field—Specifies the bit number.


#### **Syntax:** BFCHG < ea > {offset:width}

# Attributes: Unsized

**Description:** Sets the condition codes according to the value in a bit field at the effective address, then complements the field.

A field offset and a field width select the field. The field offset specifies the s of the field. The field width determines the number of bits in the field.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	4	4	1	0	4	0	4	0	4	4		EFI	ECTIV	E ADDRESS
	'		'			0		0	1			MODE		REG
ſ	0	0	0	0	Do			OFFSET	-	•	Dw			WIDTH

# NOTE

For the MC68020, MC68030, and MC68040, all bit field instructions access only those bytes in memory that contain some portion of the bit field. The possible accesses are byte, word, 3-byte, long word, and long word with byte (for a 5-byte access).

table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +		—			
– (An)		—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_	

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in the 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 3 – 4 are zero.

Width field—Specifies the field width, depending on Dw.

- If Dw = 0, the width field is an immediate operand; an operand value in the
  - -31 specifies a field width of 1 31, and a value of zero specifies a width
- If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 31 specify field widths of 1 31, and a value specifies a width of 32.


#### **Syntax:** BFCLR < ea > {offset:width}

# Attributes: Unsized

**Description:** Sets condition codes according to the value in a bit field at the effective address and clears the field.

The field offset and field width select the field. The field offset specifies the s of the field. The field width determines the number of bits in the field.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# Instruction Format:

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2				
1		1	1	0	1	4	1	0	0	1 0	0 1		1 1	1 1		EFI	FECTIV	E ADDRESS
'		'	1	0	1		0	0 0 1			MODE		REC					
0		0	0	0	Do			OFFSET	-		Dw			WIDTH				

table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	—	(xxx).L	111	C
(An) 010		reg. number:An	# <data></data>	_	
(An) +	_	—			
– (An)	_	—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_	

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in the of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 3 – 4 are zero.

Width field—Specifies the field width, depending on Dw.

If Dw = 0, the width field is an immediate operand; operand values in the ra


- -31 specify a field width of 1 31, and a value of zero specifies a width
- If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 31 specify field widths of 1 31, and a value specifies a width of 32.

## **Syntax:** BFEXTS < ea > {offset:width},Dn

# Attributes: Unsized

**Description:** Extracts a bit field from the specified effective address location, sign to 32 bits, and loads the result into the destination data register. The field of field width select the bit field. The field offset specifies the starting bit of the field width determines the number of bits in the field.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	0	1	0	0 1 1 1	1	1	1	1		EFF	ECTIV	E ADDRESS
			0				1	I		MODE		REG		
0	REGISTER			Do			OFFSET	-	•	Dw			WIDTH	

direct or control addressing modes can be used as listed in the followin
--------------------------------------------------------------------------

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	_	(xxx).L	111	(
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_	_			
– (An)		_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	(
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	C
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	(
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	(

Register field—Specifies the destination register.

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in th of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 4 – 3 are zero.


If Dw = 1, the width field specifies a data register that contains the width. T is modulo 32; values of 1 - 31 specify field widths of 1 - 31, and a value specifies a width of 32.

## **Syntax:** BFEXTU < ea > {offset:width},Dn

# Attributes: Unsized

**Description:** Extracts a bit field from the specified effective address location, zero to 32 bits, and loads the results into the destination data register. The field of field width select the field. The field offset specifies the starting bit of the field. width determines the number of bits in the field.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the source field is set; cleared otherwis
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	0	1	0	0	1	1			EF	FECTIVI	E ADDRESS
					MODE		REGI						
0	REGISTER			Do		•	OFFSET	Ē.		Dw			WIDTH

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_		(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +	_				
– (An)	_				
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

direct or control addressing modes can be used as listed in the followin

Register field—Specifies the destination data register.

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains t bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in t of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. T is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains bits 4 – 3 are zero.

If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 - 31 specify field widths of 1 - 31, and a value specifies a width of 32.

#### **Syntax:** BFFFO < ea > {offset:width},Dn

## Attributes: Unsized

**Description:** Searches the source operand for the most significant bit that is set to of one. The bit offset of that bit (the bit offset in the instruction plus the offset of one bit) is placed in Dn. If no bit in the bit field is set to one, the value in Dn is offset plus the field width. The instruction sets the condition codes according field value. The field offset and field width select the field. The field offset spe starting bit of the field. The field width determines the number of bits in the field

## **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	1	0	0	1	1	1		EFFECTIVE ADDRE		
1	1	1	0		0			1			MODE		REG
0	R	EGISTE	R	Do	OFFSET			Dw			WIDTH		

direct or control addressing modes can be used as listed in the followin
--------------------------------------------------------------------------

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reç
Dn	000	reg. number:Dn	(xxx).W	111	C
An			(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_				
– (An)	_				
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	C
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	C
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	C

Register field—Specifies the destination data register operand.

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in th of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 4 – 3 are zero.

If Dw = 1, the width field specifies a data register that contains the width. T is modulo 32; values of 1 - 31 specify field widths of 1 - 31, and a value specifies a width of 32.

### **Syntax:** BFINS Dn, < ea > {offset:width}

# Attributes: Unsized

**Description:** Inserts a bit field taken from the low-order bits of the specified data into a bit field at the effective address location. The instruction sets the condition according to the inserted value. The field offset and field width select the field. Offset specifies the starting bit of the field. The field width determines the numb in the field.

## **Condition Codes:**

Х	Ν	Ζ	V	С
—	*	*	0	0

- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	1	1	1	0	1	1	1	1	1	1		EFFECTIVE ADDR		
	'	1	1	0								MODE		REGI
	0	R	EGISTE	R	Do			OFFSET	-		Dw			WIDTH

table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +	_	—			
– (An)	_	—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_	

Register field—Specifies the source data register operand.

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains t bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in t of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. T is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains bits 4 – 3 are zero.

If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 - 31 specify field widths of 1 - 31, and a value specifies a width of 32.


#### **Syntax:** BFSET < ea > {offset:width}

## Attributes: Unsized

**Description:** Sets the condition codes according to the value in a bit field at the effective address, then sets each bit in the field.

The field offset and the field width select the field. The field offset specifies the bit of the field. The field width determines the number of bits in the field.

## **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	1	1	1	0	1	1		EF	FECTIV	E ADDRESS
1	I	I	0								MODE		REG
0	0	0	0	Do		•	OFFSET	Г Г		Dw			WIDTH

table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_	—			
– (An)	_	—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_	

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in the of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 4 – 3 are zero.

Width field—Specifies the field width, depending on Dw.

- If Dw = 0, the width field is an immediate operand; operand values in the ra
  - -31 specify a field width of 1 31, and a value of zero specifies a width
- If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 31 specify field widths of 1 31, and a value specifies a width of 32.

#### **Syntax:** BFTST < ea > {offset:width}

## Attributes: Unsized

**Description:** Sets the condition codes according to the value in a bit field at the effective address location. The field offset and field width select the field. The f specifies the starting bit of the field. The field width determines the number of field.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the field is set; cleared otherwise.
- Z Set if all bits of the field are zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	1	0	0	0	1	1		EFI	FECTIV	E ADDRESS
'	'		0					1	1		MODE		REG
0	0	0	0	Do			OFFSET	-	•	Dw			WIDTH

direct or control addressing modes can be used as listed in the followin
--------------------------------------------------------------------------

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An		—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +		—			
– (An)		—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	C
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	C
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	C

Do field—Determines how the field offset is specified.

- 0 The offset field contains the bit field offset.
- Bits 8 6 of the extension word specify a data register that contains th bits 10 – 9 are zero.

Offset field—Specifies the field offset, depending on Do.

- If Do = 0, the offset field is an immediate operand; the operand value is in th of 0 31.
- If Do = 1, the offset field specifies a data register that contains the offset. The is in the range of  $-2^{31}$  to  $2^{31} 1$ .

Dw field—Determines how the field width is specified.

- 0 The width field contains the bit field width.
- Bits 2 0 of the extension word specify a data register that contains the bits 4 – 3 are zero.

Width field—Specifies the field width, depending on Dw.

If Dw = 0, the width field is an immediate operand, operand values in the ra

-31 specify a field width of 1-31, and a value of zero specifies a width

If Dw = 1, the width field specifies a data register that contains the width. The is modulo 32; values of 1 - 31 specify field widths of 1 - 31, and a value specifies a width of 32.

- Syntax: BKPT # < data >
- Attributes: Unsized
- **Description:** For the MC68010, a breakpoint acknowledge bus cycle is run with codes driven high and zeros on all address lines. Whether the breakpoint acknowledge is terminated with DTACK, BERR, or VPA, the processor always illegal instruction exception. During exception processing, a debug mo distinguish different software breakpoints by decoding the field in the BKPT in For the MC68000 and MC68008, the breakpoint cycle is not run, but instruction exception is taken.

For the MC68020, MC68030, and CPU32, a breakpoint acknowledge bus cycle cuted with the immediate data (value 0 - 7) on bits 2 - 4 of the address bus a on bits 0 and 1 of the address bus. The breakpoint acknowledge bus cycle the CPU space, addressing type 0, and provides the breakpoint number sp the instruction on address lines A2 - A4. If the external hardware terminates with DSACKx or STERM, the data on the bus (an instruction word) is inserted instruction pipe and is executed after the breakpoint instruction. The breakpoint tion requires a word to be transferred so, if the first bus cycle accesses an 8 a second bus cycle is required. If the external logic terminates the breakpoint edge bus cycle with BERR (i.e., no instruction word available), the processor illegal instruction exception.

For the MC68040, this instruction executes a breakpoint acknowledge b Regardless of the cycle termination, the MC68040 takes an illegal instruction tion.

For more information on the breakpoint instruction refer to the appropriate us ual on bus operation.

This instruction supports breakpoints for debug monitors and real- time hardw lators.

NOT ATTECTED.

# **Instruction Format:**

						-	-		-	-		-	2 1
0	1	0	0	1	0	0	0	0	1	0	0	1	VEC.

# **Instruction Field:**

Vector field—Contains the immediate data, a value in the range of 0 - 7. The breakpoint number.

Syntax:	BRA < label >
Attributes:	Size = (Byte, Word, Long*)
	*(MC68020, MC68030, MC68040 only)

**Description:** Program execution continues at location (PC) + displacement. The counter contains the address of the instruction word of the BRA instruction. The displacement is a twos complement integer that represents the relative d bytes from the current program counter to the destination program counter. I displacement field in the instruction word is zero, a 16-bit displacement (immediately following the instruction) is used. If the 8-bit displacement field instruction word is all ones (\$FF), the 32-bit displacement (long word immediately following the instruction) is used.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	1	1 0 0 0 0 0 8-BIT DISPLACEMENT							ENT			
16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00													
32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF													

## **Instruction Fields:**

- 8-Bit Displacement field—Twos complement integer specifying the number between the branch instruction and the next instruction to be executed.
- 16-Bit Displacement field—Used for a larger displacement when the 8-bit disp is equal to \$00.
- 32-Bit Displacement field—Used for a larger displacement when the 8-bit disp is equal to \$FF.

# NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

Assembler	BSET Dn, < ea >
Syntax:	BSET # < data > , < ea >

- Attributes: Size = (Byte, Long)
- **Description:** Tests a bit in the destination operand and sets the Z condition appropriately, then sets the specified bit in the destination operand. When register is the destination, any of the 32 bits can be specified by a modu number. When a memory location is the destination, the operation is a byte op and the bit number is modulo 8. In all cases, bit zero refers to the least signific The bit number for this operation can be specified in either of two ways:
  - 1. Immediate—The bit number is specified in the second word of the instr
  - 2. Register—The specified data register contains the bit number.

# **Condition Codes:**

Х	Ν	Z	V	С
—	_	*	—	—

- X Not affected.
- N Not affected.
- Z Set if the bit tested is zero; cleared otherwise.
- V Not affected.
- C Not affected.

MC

	15	14	13	12	11	10	9	8	7	6	5	4	3	2			
Γ	0	0	0	0	-	REGISTER		1	1 1	1	1	1	1 1		EF	FECTIVI	E ADDRESS
	0		0			EGISTEI	ĸ			1		MODE		REG			

## **Instruction Fields:**

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn*	000	reg. number:Dn	(xxx).W	111	
An	—	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>		
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	—	

\*Long only; all others are byte only.

\*\*Can be used with CPU32.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	0	0	0	1	0	0	0	1	1		EF	FECTIV	E ADDRESS
0								1	1		MODE		REGI
0	0	0	0	0	0	0				BI	T NUMB	ER	

## Instruction Fields:

Effective Address field-Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	—	

\*Long only; all others are byte only. \*\*Can be used with CPU32.

Bit Number field—Specifies the bit number.

Syntax:	BSR < label >
Attributes:	Size = (Byte, Word, Long*)
	*(MC68020, MC68030, MC68040 only)

**Description:** Pushes the long-word address of the instruction immediately foldo BSR instruction onto the system stack. The program counter contains the a the instruction word plus two. Program execution then continues at location displacement. The displacement is a twos complement integer that reprerelative distance in bytes from the current program counter to the destination counter. If the 8-bit displacement field in the instruction word is zero, displacement (the word immediately following the instruction) is used. If displacement field in the instruction word is all ones (\$FF), the 32-bit disp (long word immediately following the instruction) is used.

# **Condition Codes:**

Not affected.

15	14		13	12	11	10	9	8	7	6	5	4	3	2
0	1		1	0	0	0	0	1			8-E	SIT DISPI		ENT
	16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00													
	32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF													


- between the branch instruction and the next instruction to be executed.
- 16-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$00.
- 32-Bit Displacement field—Used for a larger displacement when the 8-bit displacement is equal to \$FF.

# NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains \$00 (zero offset).

- Syntax: BTST # < data > , < ea >
- Attributes: Size = (Byte, Long)
- **Description:** Tests a bit in the destination operand and sets the Z condit appropriately. When a data register is the destination, any of the 32 bit specified by a modulo 32- bit number. When a memory location is the destin operation is a byte operation, and the bit number is modulo 8. In all cases refers to the least significant bit. The bit number for this operation can be specifier of two ways:
  - 1. Immediate—The bit number is specified in a second word of the instru
  - 2. Register—The specified data register contains the bit number.

# **Condition Codes:**



- X Not affected.
- N Not affected.
- Z Set if the bit tested is zero; cleared otherwise.
- V Not affected.
- C Not affected.

15	1	14	13	12	11	10	9	8	7	6	5	4	3	2 1
		0	0	0		REGISTER		1	1 0			EF	FECTIVI	E ADDRESS
		0	0	0	Г	CEGISTER			0			MODE		REGI

## **Instruction Fields:**

Register field—Specifies the data register that contains the bit number.

Effective Address field—Specifies the destination location. Only data ad modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

		-		
Addressing Mode	Mode	Reg		
(xxx).W	111	C		
(xxx).L	111	C		
# <data></data>	111	1		
(d <sub>16</sub> ,PC)	111	C		
(d <sub>8</sub> ,PC,Xn)	111	C		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

\*Long only; all others are byte only.

\*\*Can be used with CPU32.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	0	0	0	1	0	0		0	0		EFF	ECTIV	E ADDRESS
0									0		MODE		REG
0	0	0	0	0	0	0	0				BIT NU	MBER	

# **Instruction Fields:**

Effective Address field—Specifies the destination location. Only data a modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# <data></data>	_
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	
([bd,PC,Xn],od)	111	
([bd,PC],Xn,od)	111	

Re

\*Can be used with CPU32.

Bit Number field—Specifies the bit number.

Assembler	
Syntax:	CALLM # < data > , < ea >

# Attributes: Unsized

**Description:** The effective address of the instruction is the location of an external descriptor. A module frame is created on the top of the stack, and the current state is saved in the frame. The immediate operand specifies the number of arguments to be passed to the called module. A new module state is loaded descriptor addressed by the effective address.

# **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	0	0	0	0	1	1	0	1	1		EF	FECTIV	E ADDRESS
0	0			0	I	I	0	I	1		MODE		REGI
0	0	0	0	0	0	0	0			A	RGUME	NT COU	NT

addressing modes can be	e used as listed in the	tollowing table:
-------------------------	-------------------------	------------------

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	_	_	(xxx).W	111	
An	_	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_	_			
– (An)	_	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

Argument Count field—Specifies the number of bytes of arguments to be pass called module. The 8-bit field can specify from 0 to 255 bytes of argum same number of bytes is removed from the stack by the RTM instruction

	If Z, Update Operand $\rightarrow$ Destination
	Else Destination $\rightarrow$ Compare Operand
	CAS2 Destination 1 – Compare 1 $\rightarrow$ cc;
	If Z, Destination 2 – Compare 2 $\rightarrow$ cc
	If Z, Update 1 $\rightarrow$ Destination 1; Update 2 $\rightarrow$ Destination 2
	Else Destination 1 $\rightarrow$ Compare 1; Destination 2 $\rightarrow$ Compa
Assembler	CAS Dc,Du, < ea >
Syntax:	CAS2 Dc1:Dc2,Du1:Du2,(Rn1):(Rn2)
Attributes:	Size = (Byte <sup>*</sup> , Word, Long)

**Description:** CAS compares the effective address operand to the compare operal If the operands are equal, the instruction writes the update operand (Du) to the address operand; otherwise, the instruction writes the effective address operand compare operand (Dc).

CAS2 compares memory operand 1 (Rn1) to compare operand 1 (Dc1). If t ands are equal, the instruction compares memory operand 2 (Rn2) to compare and 2 (Dc2). If these operands are also equal, the instruction writes the operands (Du1 and Du2) to the memory operands (Rn1 and Rn2). If either confails, the instruction writes the memory operands (Rn1 and Rn2) to the compare ands (Dc1 and Dc2).

Both operations access memory using locked or read-modify-write transfer sec providing a means of synchronizing several processors.

# **Condition Codes:**

Х	Ν	Z	V	С
—	*	*	*	*

X — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.

<sup>&</sup>lt;sup>\*</sup> CAS2 cannot use byte operands.

CAS

15	14	13	12	11	10	9	8	7	6	5	4	3	2		
0	0	0	0	1	SIZE		0	0	0	1	1		EF	FECTIVE	ADDRESS
0					31	26					MODE		REG		
0	0	0	0	0	0	0		Du		0	0	0			

#### **Instruction Fields:**

Size field—Specifies the size of the operation.

01 — Byte operation

10 — Word operation

11 — Long operation

Effective Address field—Specifies the location of the memory operand. Only alterable addressing modes can be used as listed in the following table

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn		—	(xxx).W	111	
An		—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_	

- Du field—Specifies the data register that contains the update value to be writ memory operand location if the comparison is successful.
- Dc field—Specifies the data register that contains the value to be compar memory operand.

CAS2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	1	SI	ZE	0	1	1	1	1	1	1	C
D/A1		Rn1		0	0	0		Du1		0	0	0		Do
D/A2		Rn2		0	0	0		Du2		0	0	0		Do

## Instruction Fields:

Size field—Specifies the size of the operation.

10 — Word operation

- 11 Long operation
- D/A1, D/A2 fields—Specify whether Rn1 and Rn2 reference data or address r respectively.
  - 0 The corresponding register is a data register.
  - 1 The corresponding register is an address register.
- Rn1, Rn2 fields—Specify the numbers of the registers that contain the addre the first and second memory operands, respectively. If the operands ov memory, the results of any memory update are undefined.
- Du1, Du2 fields—Specify the data registers that contain the update values to b to the first and second memory operand locations if the comparison is suc
- Dc1, Dc2 fields—Specify the data registers that contain the test values to be control to the first and second memory operands, respectively. If Dc1 and Dc2 sp same data register and the comparison fails, memory operand 1 is store data register.

# NOTE

The CAS and CAS2 instructions can be used to perform secure update operations on system control data structures in a multiprocessing environment.

In the MC68040 if the operands are not equal, the destination or destination 1 operand is written back to memory to complete the locked access for CAS or CAS2, respectively.

Assembler Syntax:	CHK < ea > ,Dn
Attributes:	Size = (Word, Long*)
	*(MC68020, MC68030, MC68040 only)

**Description:** Compares the value in the data register specified in the instruction to to the upper bound (effective address operand). The upper bound is complement integer. If the register value is less than zero or greater than to bound, a CHK instruction exception (vector number 6) occurs.

## **Condition Codes:**

Х	Ν	Z	V	С
	*	U	U	U

- X Not affected.
- N Set if Dn < 0; cleared if Dn > effective address operand; undefined oth
- Z Undefined.
- V Undefined.
- C Undefined.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2						
Γ	0	1	0	0	E E	DECISTED			0175					EFI	FECTIVE	ADDRESS				
	0	1	0	0	0	0	0	0	0	0	0 REGIST		EK	SIZE				MODE		REG

Size field—Specifies the size of the operation.

11—Word operation

10—Long operation

Effective Address field—Specifies the upper bound operand. Only data admodes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reç
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

\*Can be used with CPU32.

Assembler	
Syntax:	CHK2 < ea > ,Rn

Attributes: Size = (Byte, Word, Long)

**Description:** Compares the value in Rn to each bound. The effective address con bounds pair: the upper bound following the lower bound. For signed compar arithmetically smaller value should be used as the lower bound. For comparisons, the logically smaller value should be the lower bound.

The size of the data and the bounds can be specified as byte, word, or long. data register and the operation size is byte or word, only the appropriate lowof Rn is checked. If Rn is an address register and the operation size is byte the bounds operands are sign-extended to 32 bits, and the resultant oper compared to the full 32 bits of An.

If the upper bound equals the lower bound, the valid range is a single value. ister value is less than the lower bound or greater than the upper bound, a CH tion exception (vector number 6) occurs.

## **Condition Codes:**

Х	Ν	Z	V	С	
_	U	*	U	*	

X — Not affected.

- N Undefined.
- Z Set if Rn is equal to either bound; cleared otherwise.
- V Undefined.
- C Set if Rn is out of bounds; cleared otherwise.

0	0	0	0	0	0	76	0	1	1	1	1	1	EFFECTIVE ADDRES				
0	0	0	0	0	51	SIZE	0		1		MODE		R	EGI			
D/A	REGISTER		1	0	0	0	0	0	0	0	0	0	C				

## Instruction Fields:

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the location of the bounds operands. Only addressing modes can be used as listed in the following tables:

Reg

(

(

(

(

(

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn			(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# <data></data>	
(An) +		—		
– (An)	_	—		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111

#### MC68020, MC68030, and MC68040 only

([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	C

D/A field—Specifies whether an address register or data register is to be chee

- 0 Data register
- 1 Address register

Register field—Specifies the address or data register that contains the valu checked.

- Syntax: CLR < ea >
- Attributes: Size = (Byte, Word, Long)
- **Description:** Clears the destination operand to zero. The size of the operation specified as byte, word, or long.

# **Condition Codes:**

Х	N Z		V	С		
	0	1	0	0		

- X Not affected.
- N Always cleared.
- Z Always set.
- V Always cleared.
- C Always cleared.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	0	1	0	0	0	0	1	0	017E			EFI	FECTIVI	ADDRESS
	0	1	0	0	0	0	I	0	SIZE			MODE		REG

- 00—Byte operation
- 01—Word operation
- 10—Long operation
- Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	_
([bd,PC,Xn],od)	—	_
([bd,PC],Xn,od)	—	_

\*Can be used with CPU32.

#### NOTE


In the MC68000 and MC68008 a memory location is read before it is cleared.

Syntax:	CMP < ea > , Dn
---------	-----------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the source operand from the destination data register and condition codes according to the result; the data register is not changed. The operation can be byte, word, or long.

## **Condition Codes:**



- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	0	4	4	REGISTER		OPMODE		EFFECTIVE ADDRESS					
I	0	I	I		CEGISTE	ĸ			E		MODE		REG

### **Instruction Fields:**

Register field—Specifies the destination data register.

Opmode field

Byte	Word	Long	Operation
000	001	010	Dn – < ea >

Addressing Mode	Mode	Register	Addressing Mode
Dn	000	reg. number:Dn	(xxx).W
An*	001	reg. number:An	(xxx).L
(An)	010	reg. number:An	# <data></data>
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)†	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

Reg

0

(

1

(

C

**Mode** 111

111

111

111

111

\*Word and Long only.

\*\*Can be used with CPU32.

#### NOTE

CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory-to-memory compares. Most assemblers automatically make the distinction.

- Attributes: Size = (Word, Long)
- **Description:** Subtracts the source operand from the destination address register the condition codes according to the result; the address register is not char size of the operation can be specified as word or long. Word length source are sign- extended to 32 bits for comparison.

# **Condition Codes:**



- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	1	1		REGISTEI	D			=		EF	FECTIVE	E ADDRESS
I	0	1	I		EGISTEI	ĸ			<b>_</b>		MODE		REG

Opmode field—Specifies the size of the operation.

- 011—Word operation; the source operand is sign-extended to a long operative the operation is performed on the address register using all 32 bits.
- 111—Long operation.

Effective Address field—Specifies the source operand. All addressing modes used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	001	reg. number:An
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reç
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

Syntax:	CMPI # < data > , < ea >
---------	--------------------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the immediate data from the destination operand and condition codes according to the result; the destination location is not char size of the operation may be specified as byte, word, or long. The size of the in data matches the operation size.

# **Condition Codes:**



- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2															
0	0	0	0	1	4	1	1		0		0	0	0	0	0	0			0	0	0	0	SIZE			EFI	FECTIVE	ADDRES
0	0	0				0		31/	2 <b>C</b>		MODE		REG															
16-BIT WORD DATA									8-BIT BY	TE DAT	4																	
32-BIT LONG DATA																												

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the destination operand. Only data address can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)*	111	C
(d <sub>8</sub> ,PC,Xn)*	111	C

C

(

(

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)†	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*PC relative addressing modes do not apply to MC68000, MC680008, or MC6801. \*\*Can be used with CPU32.

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.

If size = 01, the data is the entire immediate word.

If size = 10, the data is the next two immediate words.

Syntax:	CMPM (Ay) + ,(Ax) +
---------	---------------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the source operand from the destination operand and condition codes according to the results; the destination location is not char operands are always addressed with the postincrement addressing mode, address registers specified in the instruction. The size of the operation specified as byte, word, or long.

# **Condition Codes:**

Х	Ν	Ζ	V	С
—	*	*	*	*

- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	1	1	RE	REGISTER Ax		1	I SI	ZE	0	0	1	REGI

#### **Instruction Fields:**

Register Ax field—(always the destination) Specifies an address registres postincrement addressing mode.

Size field—Specifies the size of the operation.

00 — Byte operation

01 — Word operation

- 10 Long operation
- Register Ay field—(always the source) Specifies an address register postincrement addressing mode.

- Attributes: Size = (Byte, Word, Long)
- **Description:** Compares the value in Rn to each bound. The effective address cont bounds pair: upper bound following the lower bound. For signed comparis arithmetically smaller value should be used as the lower bound. For u comparisons, the logically smaller value should be the lower bound.

The size of the data and the bounds can be specified as byte, word, or long. I data register and the operation size is byte or word, only the appropriate low-o of Rn is checked. If Rn is an address register and the operation size is byte the bounds operands are sign-extended to 32 bits, and the resultant operation compared to the full 32 bits of An.

If the upper bound equals the lower bound, the valid range is a single value.

# NOTE

This instruction is identical to CHK2 except that it sets condition codes rather than taking an exception when the value in Rn is out of bounds.

# **Condition Codes:**

Х	Ν	Ζ	V	С
—	U	*	U	*

- X Not affected.
- N Undefined.
- Z Set if Rn is equal to either bound; cleared otherwise.
- V Undefined.
- C Set if Rn is out of bounds; cleared otherwise.

ſ	0	0	0	0	0	61	76	0	0 1	1		EF	FECTIVE	ADDRE	ESS
	0	0	0	0	0	31	SIZE	0		1	MODE		REG		
	D/A	R	EGISTE	R	0	0	0	0	0	0	0	0	0	0	

# Instruction Fields:

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the location of the bounds pair. On addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	—	—	(xxx).W	111	
An		_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +		—			
– (An)		—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

D/A field—Specifies whether an address register or data register is compare

- 0 Data register
- 1 Address register
- Register field—Specifies the address or data register that contains the va checked.

Assembler	
Syntax:	cpBcc < label >

Attributes: Size = (Word, Long)

**Description:** If the specified coprocessor condition is true, program execution con location scan PC + displacement. The value of the scan PC is the address of displacement word. The displacement is a twos complement integer that re the relative distance in bytes from the scan PC to the destination program coun displacement can be either 16 or 32 bits. The coprocessor determines the condition from the condition field in the operation word.

# **Condition Codes:**

Not affected.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID			1	SIZE		COPRO	OCESSO	OR CONE	ытіс
OPTIONAL COPROCESSOR-DEFINED EXTENSION WORDS														
WORD OR														
LONG-WORD DISPLACEMENT														

# **Instruction Fields:**

Coprocessor ID field—Identifies the coprocessor for this operation. Coproces 000 results in an F-line exception for the MC68030.

Size field—Specifies the size of the displacement.

- 0 The displacement is 16 bits.
- 1 The displacement is 32 bits.
- Coprocessor Condition field—Specifies the coprocessor condition to be test field is passed to the coprocessor, which provides directives to the processor for processing this instruction.

16-Bit Displacement field—The displacement value occupies 16 bits.

32-Bit Displacement field—The displacement value occupies 32 bits.

Assembler	
Syntax:	cpDBcc Dn, < label >

Size = (Word)

**Description:** If the specified coprocessor condition is true, execution continues next instruction. Otherwise, the low-order word in the specified data redecremented by one. If the result is equal to – 1, execution continues with instruction. If the result is not equal to – 1, execution continues at the location by the value of the scan PC plus the sign-extended 16-bit displacement. The the scan PC is the address of the displacement word. The displacement complement integer that represents the relative distance in bytes from the so the destination program counter. The coprocessor determines the specific from the condition word that follows the operation word.

# **Condition Codes:**

Attributes:

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	COPROCESSOR ID			0	1	0	0	1	REG
0	0	0	0	0	0	0	0	0	0	COPROCESSOR CON			OR CONDIT
OPTIONAL COPROCESSOR-DEFINED EXTENSION WORDS													
	16-BIT DISPLACEMENT												

# Instruction Fields:

Coprocessor ID field—Identifies the coprocessor for this operation; coproces 000 results in an F-line exception for the MC68030.

Register field—Specifies the data register used as the counter.

Coprocessor Condition field—Specifies the coprocessor condition to be tes field is passed to the coprocessor, which provides directives to processor for processing this instruction.

Displacement field—Specifies the distance of the branch (in bytes).

- Syntax: cpGEN < parameters as defined by coprocessor >
- Attributes: Unsized
- **Description:** Transfers the command word that follows the operation word to the s coprocessor. The coprocessor determines the specific operation from the co word. Usually a coprocessor defines specific instances of this instruction to pr instruction set.

# **Condition Codes:**

May be modified by coprocessor; unchanged otherwise.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	
1 1 1				COF	ROCES	SOR	0					EFF	ECTIV	E ADDRESS
		1		ID			0			MODE		REGI		
COPROCESSOR-DEPENDENT COMMAND WORD														
		OP	TIONAL	EFFEC	TIVE ADI	DRESS	OR COP	ROCES	SOR-DE	FINED E	XTENSI	ONWOF	RDS	

# Instruction Fields:

- Coprocessor ID field—Identifies the coprocessor for this operation; no coprocessor ID of 000 is reserved for MMU instructions for the MC68030
- Effective Address field—Specifies the location of any operand not resider coprocessor. The allowable addressing modes are determined by the o to be performed.
- Coprocessor Command field—Specifies the coprocessor operation to be pe This word is passed to the coprocessor, which in turn provides directive main processor for processing this instruction.

Assembler	
Syntax:	cpScc < ea >
Attributes:	Size = (Byte)

**Description:** Tests the specified coprocessor condition code. If the condition is byte specified by the effective address is set to TRUE (all ones); otherwise, th set to FALSE (all zeros). The coprocessor determines the specific condition condition word that follows the operation word.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	1		EFF	ECTIV	E ADDRESS
'		1	1	ID				0			MODE		REG
0	0	0	0	0	0	0	0	0	0		COPRO	OCESS	OR CONDIT
	OPTIONAL EFFECTIVE ADDRESS OR COPROCESSOR-DEFINED EXTENSIONWORDS												

000 results in an F-line exception for the MC68030.

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following table:

			,	
Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An		_	(xxx).L	111
(An)	010	reg. number:An	# <data></data>	_
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—

Coprocessor Condition field—Specifies the coprocessor condition to be test field is passed to the coprocessor, which in turn provides directives to t processor for processing this instruction.

Assembler	cpTRAPcc
Syntax:	cpTRAPcc # < data >

Attributes: Unsized or Size = (Word, Long)

**Description:** Tests the specified coprocessor condition code; if the selected cop condition is true, the processor initiates a cpTRAPcc exception, vector numb program counter value placed on the stack is the address of the next instruct selected condition is not true, no operation is performed, and execution conti the next instruction. The coprocessor determines the specific condition condition word that follows the operation word. Following the condition word defined data operand specified as immediate data to be used by the trap has

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	COPROCESSOR ID		0	0	1	1	1	1	OPI
0	0	0	0	0	0	0	0	0	0	COPROCESSOR CONE			OR CONDIT
				OPTIC	DNAL CO	OPROCE	SSOR-E	DEFINED	EXTEN	SION W	ORDS		
	OPTIONAL WORD												
						OR LC	DNG-WO	RD OPE	RAND				

# **Instruction Fields:**

Coprocessor ID field—Identifies the coprocessor for this operation; coproces 000 results in an F-line exception for the MC68030.

Opmode field—Selects the instruction form.

010—Instruction is followed by one operand word.

011—Instruction is followed by two operand words.

100—Instruction has no following operand words.

Coprocessor Condition field—Specifies the coprocessor condition to be tes field is passed to the coprocessor, which provides directives to processor for processing this instruction.

Assembler	
Syntax:	DBcc Dn, < label >

Attributes: Size = (Word)

**Description:** Controls a loop of instructions. The parameters are a condition code register (counter), and a displacement value. The instruction first tests the contermination; if it is true, no operation is performed. If the termination condition true, the low-order 16 bits of the counter data register decrement by one. If the is – 1, execution continues with the next instruction. If the result is not equal execution continues at the location indicated by the current value of the counter plus the sign-extended 16-bit displacement. The value in the program is the address of the instruction word of the DBcc instruction plus two displacement is a twos complement integer that represents the relative dist bytes from the current program counter to the destination program counter. C code cc specifies one of the following conditional tests (refer to Table 3-19 formation on these conditional tests):

Mnemonic	Condition	Mnemonic	Condition
CC(HI)	Carry Clear	LS	Low or Same
CS(LO)	Carry Set	LT	Less Than
EQ	Equal	MI	Minus
F	False	NE	Not Equal
GE	Greater or Equal	PL	Plus
GT	Greater Than	Т	True
HI	High	VC	Overflow Clear
LE	Less or Equal	VS	Overflow Set

# **Condition Codes:**

Not affected.

0	1	0	1	CONDITION	1	1	0	0	1	REG
				16-BIT DISF	LACEM	ENT				

## **Instruction Fields:**

Condition field—The binary code for one of the conditions listed in the table.

Register field—Specifies the data register used as the counter.

Displacement field—Specifies the number of bytes to branch.

# NOTE

The terminating condition is similar to the UNTIL loop clauses of high-level languages. For example: DBMI can be stated as "decrement and branch until minus".

Most assemblers accept DBRA for DBF for use when only a count terminates the loop (no condition is tested).

A program can enter a loop at the beginning or by branching to the trailing DBcc instruction. Entering the loop at the beginning is useful for indexed addressing modes and dynamically specified bit operations. In this case, the control index count must be one less than the desired number of loop executions. However, when entering a loop by branching directly to the trailing DBcc instruction, the control count should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction does not branch, and the main loop is not executed.

Syntax:	*DIVS.L < ea > ,Dq	$32/32 \rightarrow 32q$
	*DIVS.L < ea > ,Dr:Dq	$64/32 \rightarrow 32r - 32q$
	*DIVSL.L < ea > ,Dr:Dq	$32/32 \rightarrow 32r - 32q$
	*Applies to MC68020, MC6803	0, MC68040, CPU32 only

# Attributes: Size = (Word, Long)

**Description:** Divides the signed destination operand by the signed source oper stores the signed result in the destination. The instruction uses one of four for word form of the instruction divides a long word by a word. The result is a que the lower word (least significant 16 bits) and a remainder in the upper wo significant 16 bits). The sign of the remainder is the same as the sign of the d

The first long form divides a long word by a long word. The result is a long quot remainder is discarded.

The second long form divides a quad word (in any two data registers) by a long the result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-w tient and a long-word remainder.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap.
- Overflow may be detected and set before the instruction completes. If struction detects an overflow, it sets the overflow condition code, and t ands are unaffected.

# **Condition Codes:**

 X
 N
 Z
 V
 C

 —
 \*
 \*
 \*
 0

X—Not affected.

- N Set if the quotient is negative; cleared otherwise; undefined if overflow by zero occurs.
- Z Set if the quotient is zero; cleared otherwise; undefined if overflow or o zero occurs.
- V Set if division overflow occurs; undefined if divide by zero occurs; clea erwise.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	0	0		REGISTER		1	1	1		EF	FECTIVI	E ADDRESS
'					CEGISTEI	ĸ	'				MODE		REG

# **Instruction Fields:**

Register field—Specifies any of the eight data registers. This field always spectrum destination operand.

Effective Address field—Specifies the source operand. Only data alterable ad modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Can be used with CPU32.

# NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	0	1	0	0	1	1	0	0	0	1		EFFECTIVE A		ADDRESS
	0		0							1		MODE		REGI
ĺ	0	REGISTER Dq		1	SIZE	0	0	0	0	0	0	0	REGIS	

# Instruction Fields:

Effective Address field—Specifies the source operand. Only data alterable ad modes can be used as listed in the following tables:

MC68020,	MC68030,	and MC68040 or	nly
----------	----------	----------------	-----

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
/ dai oconig modo	mouo	Rogiotoi	, taal beeling meae	mouo	1.05
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	111	1
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	C
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	C

Register Dq field—Specifies a data register for the destination operand. The la 32 bits of the dividend comes from this register, and the 32-bit quotient i into this register.

Size field—Selects a 32- or 64-bit division operation.

0 — 32-bit dividend is in register Dq.

1 - 64-bit dividend is in Dr – Dq.

dividend.

# NOTE

Overflow occurs if the quotient is larger than a 32-bit signed integer.

Syntax:	*DIVU.L < ea > ,Dq *DIVU.L < ea > ,Dr:Dq	$\begin{array}{c} 32/32 \rightarrow 32q \\ 64/32 \rightarrow 32r - 32q \end{array}$
	*DIVUL.L < ea > ,Dr:Dq	$32/32 \rightarrow 32r - 32q$
	*Applies to MC68020, MC68030	0, MC68040, CPU32 only.

# Attributes: Size = (Word, Long)

**Description:** Divides the unsigned destination operand by the unsigned operand and stores the unsigned result in the destination. The instruction use four forms. The word form of the instruction divides a long word by a word. This a quotient in the lower word (least significant 16 bits) and a remainder in the word (most significant 16 bits).

The first long form divides a long word by a long word. The result is a long quot remainder is discarded.


The second long form divides a quad word (in any two data registers) by a long the result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-w tient and a long-word remainder.

Two special conditions may arise during the operation:

- 1. Division by zero causes a trap.
- Overflow may be detected and set before the instruction completes. If struction detects an overflow, it sets the overflow condition code, and t ands are unaffected.

# **Condition Codes:**



- X Not affected.
- N Set if the quotient is negative; cleared otherwise; undefined if overflow by zero occurs.
- Z Set if the quotient is zero; cleared otherwise; undefined if overflow or o zero occurs.
- V Set if division overflow occurs; cleared otherwise; undefined if divide occurs.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	0	0		DECISTE	D	0	1	1		EF	FECTIVI	E ADDRESS
I			0	REGISTEI	ĸ			1		MODE		REG	

# **Instruction Fields:**

Register field—Specifies any of the eight data registers; this field always specifies destination operand.

Effective Address field—Specifies the source operand. Only data addressir can be used as listed in the following tables:

Addressing Mode Mode Register reg. number:Dn Dn 000 An \_ (An) 010 reg. number:An (An) + 011 reg. number:An – (An) 100 reg. number:An 101 reg. number:An (d<sub>16</sub>,An) (d<sub>8</sub>,An,Xn) 110 reg. number:An

MC68020,	MC68030,	, and MC68040 only	y
----------	----------	--------------------	---

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	111	
(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*\*Can be used with CPU32.

# NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	0	1	0	0	1	1	0	0	0	1		EFFECTIVE A		ADDRESS
	0	1	0		1		0					MODE		REGI
	0	RE	GISTER	Dq	0	SIZE	0	0	0	0	0	0	0	REGIS

# Instruction Fields:

Effective Address field—Specifies the source operand. Only data addressing can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

		-				
Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg	
Dn	000	reg. number:Dn	(xxx).W	111	C	
An	_	—	(xxx).L	111	C	
(An)	010	reg. number:An	# <data></data>	111	1	
(An) +	011	reg. number:An				
– (An)	100	reg. number:An				
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	(	
(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	(	

#### MC68020, MC68030, and MC68040 only

([bd,An,Xn],od)	110	reg. number:An		([bd,PC,Xn],od)	111	C
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)	111	C

Register Dq field—Specifies a data register for the destination operand. The la 32 bits of the dividend comes from this register, and the 32-bit quotient i into this register.

Size field—Selects a 32- or 64-bit division operation.

0 — 32-bit dividend is in register Dq.

1 - 64-bit dividend is in Dr – Dq.

dividend.

# NOTE

Overflow occurs if the quotient is larger than a 32-bit unsigned integer.

Attributes: Size = (Byte, Word, Long)

**Description:** Performs an exclusive-OR operation on the destination operand u source operand and stores the result in the destination location. The size operation may be specified to be byte, word, or long. The source operand m data register. The destination operand is specified in the effective address field

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

#### WORD

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	0	1	1		REGISTEI	D			c		EF	FECTIVE	E ADDRESS
1	0	1	I		CEGISTEI	ĸ		OPMODE			MODE		REGI

# **Instruction Fields:**

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
100	101	110	$<$ ea $> \oplus$ Dn $\rightarrow$ $<$ ea $>$

Addressing Mode	Mode	Register	Α
Dn	000	reg. number:Dn	
An	_	—	
(An)	010	reg. number:An	
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An		
([bd,An,Xn],od)	110	reg. number:An		
([bd,An],Xn,od)	110	reg. number:An		

(bd,PC,Xn)*		
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

\*Can be used with CPU32.

#### NOTE

Memory-to-data-register operations are not allowed. Most assemblers use EORI when the source is immediate data.

# Attributes: Size = (Byte, Word, Long)

**Description:** Performs an exclusive-OR operation on the destination operand u immediate data and the destination operand and stores the result in the de location. The size of the operation may be specified as byte, word, or long. The the immediate data matches the operation size.

# **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	0	0	0	0	1	0	1	0	0175			EFI	FECTIVE	E ADDRESS
	0	0	0	0			'		51	SIZE		MODE		REGI
ſ	16-BIT WORD DATA							8-BIT BYTE DATA					4	
32-BIT LONG DATA									Ā					

- 00— Byte operation
- 01—Word operation
- 10—Long operation

Effective Address field—Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

\*Can be used with CPU32.

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.


If size = 01, the data is the entire immediate word.

If size = 10, the data is next two immediate words.

Operation:	Source $\oplus$ CCR $\rightarrow$ CCR
Assembler Syntax:	EORI # < data > ,CCR
Attributes:	Size = (Byte)

**Description:** Performs an exclusive-OR operation on the condition code register u immediate operand and stores the result in the condition code register (low-or of the status register). All implemented bits of the condition code register are a

# **Condition Codes:**



X — Changed if bit 4 of immediate operand is one; unchanged otherwise.

- N Changed if bit 3 of immediate operand is one; unchanged otherwise.
- Z Changed if bit 2 of immediate operand is one; unchanged otherwise.
- V Changed if bit 1 of immediate operand is one; unchanged otherwise.
- C Changed if bit 0 of immediate operand is one; unchanged otherwise.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	1	0	1	0	0	0	1	1	1	1	0
0	0	0	0	0	0	0	0	8-BIT BYTE DATA						

Syntax: EXG Ax,Ay EXG Dx,Ay

Attributes: Size = (Long)

**Description:** Exchanges the contents of two 32-bit registers. The instruction perfotypes of exchanges.

- 1. Exchange data registers.
- 2. Exchange address registers.
- 3. Exchange a data register and an address register.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	0	RE	GISTER	Rx	1		(	OPMOD	E		REGI

# **Instruction Fields:**

Register Rx field—Specifies either a data register or an address register depetter mode. If the exchange is between data and address registers, this field specifies the data register.

Opmode field—Specifies the type of exchange.

01000—Data registers

01001—Address registers

10001—Data register and address register

Register Ry field—Specifies either a data register or an address register depettive mode. If the exchange is between data and address registers, this fie specifies the address register.

Syntax: EXT.L Dnextend word to long word EXTB.L Dnextend byte to long word (MC68020, MC68030 MC68040, CPU32)

Attributes: Size = (Word, Long)

Description: Extends a byte in a data register to a word or a long word, or a word register to a long word, by replicating the sign bit to the left. If the operation e byte to a word, bit 7 of the designated data register is copied to bits 15 – 8 of register. If the operation extends a word to a long word, bit 15 of the designate register is copied to bits 31 – 16 of the data register. The EXTB form copies bit designated register to bits 31 – 8 of the data register.

# **Condition Codes:**

Х	Ν	Z	V	С
—	*	*	0	0

- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
[	0	1	0	0	1	0	0		OPMOD		0	0	0	REGI

# Instruction Fields:

Opmode field—Specifies the size of the sign-extension operation.

010—Sign-extend low-order byte of data register to word.

011—Sign-extend low-order word of data register to long.

111— Sign-extend low-order byte of data register to long.

Register field—Specifies the data register is to be sign-extended.

Illegal Instruction Vector Address  $\rightarrow$  PC

\*The MC68000 and MC68008 cannot write the vector offset and format code to the system stack.

Assembler	
Syntax:	ILLEGAL

Attributes: Unsized

**Description:** Forces an illegal instruction exception, vector number 4. All oth instruction bit patterns are reserved for future extension of the instruction should not be used to force an exception.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

	• •			11		-	-	-	-	-	-	-	_	
0	1	0	0	1	0	1	0	1	1	1	1	1	1	

Syntax:	JMP < ea >
---------	------------

#### Attributes: Unsized

**Description:** Program execution continues at the effective address specified instruction. The addressing mode for the effective address must be a addressing mode.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	1	0	1	1		EF	FECTIVE	E ADDRESS
0	1	0	0	I	I	I	0	I	I		MODE		REGI

## **Instruction Field:**

Effective Address field—Specifies the address of the next instruction. Only addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addre
Dn	_	—	(
An	_	—	
(An)	010	reg. number:An	#
(An) +	_	—	
– (An)	_	—	
(d <sub>16</sub> ,An)	101	reg. number:An	(
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d

Addressing Mode	Mode	Reg		
(xxx).W	111	C		
(xxx).L	111	C		
# <data></data>	_			
(d <sub>16</sub> ,PC)	111	C		
(d <sub>8</sub> ,PC,Xn)	111	C		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

## Attributes: Unsized

**Description:** Pushes the long-word address of the instruction immediately follo JSR instruction onto the system stack. Program execution then continue address specified in the instruction.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1		1		4	0		EFI	FECTIVE	E ADDRESS
0	1	0	0	I	I	I	0	I	0		MODE		REG

### **Instruction Field:**

Effective Address field—Specifies the address of the next instruction. On addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	_	—	(xxx).W	111	
An	—	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_	—			
– (An)	—	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	
([bd,An,Xn],od)	110	reg. number:An	
([bd,An],Xn,od)	110	reg. number:An	

(bd,PC,Xn)*	111	
([bd,PC,Xn],od)	111	
([bd,PC],Xn,od)	111	

Syntax:	LEA < ea > ,An
---------	----------------

Attributes: Size = (Long)

**Description:** Loads the effective address into the specified address register. All 3 the address register are affected by this instruction.

# **Condition Codes:**

Not affected.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	
0	4	0	0		REGISTER		DECICIED	4	4	4		EF	FECTIVE	ADDRESS
0	1	0	0		CEGISTE	ĸ		I	1		MODE		REGI	

# Instruction Fields:

Register field—Specifies the address register to be updated with the effective a

Effective Address field—Specifies the address to be loaded into the address Only control addressing modes can be used as listed in the following tab

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	_		(xxx).W	111	C
An	_		(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_				
– (An)	_	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C		
([bd,PC,Xn],od)	111	C		
([bd,PC],Xn,od)	111	C		

Syntax:	LINK An, # < displacement >
Attributes:	Size = (Word, Long*) *MC68020, MC68030, MC68040 and CPU32 only.

**Description:** Pushes the contents of the specified address register onto the state loads the updated stack pointer into the address register. Finally, a displacement value to the stack pointer. For word-size operation, the displacement value to the stack pointer. For word-size operation, the displacement is the long word following the operation word. For long size operation displacement is the long word following the operation word. The address occupies one long word on the stack. The user should specify a negative displacement to allocate stack area.

# **Condition Codes:**

Not affected.

## **Instruction Format:**

WORD

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	0	1	0	0	1	1	1	0	0	1	0	1	0	REG
Γ	WORD DISPLACEMENT													

## Instruction Format:

LONG

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	0	1	0	0	1	0	0	0	0	0	0	0	1	REG
	HIGH-ORDER DISPLACEMENT													
	LOW-ORDER DISPLACEMENT													

Displacement field—Specifies the twos complement integer to be added to the pointer.

# NOTE

LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls.


Syntax:	LSd # < data > ,Dy
-	LSd < ea >
	where d is direction, L or R

## Attributes: Size = (Byte, Word, Long)


- **Description:** Shifts the bits of the operand in the direction specified (L or R). The receives the last bit shifted out of the operand. The shift count for the shift register is specified in two different ways:
  - 1. Immediate—The shift count (1 8) is specified in the instruction.
  - 2. Register—The shift count is the value in the data register specified in struction modulo 64.

The size of the operation for register destinations may be specified as byte long. The contents of memory, < ea >, can be shifted one bit only, and the size is restricted to a word.

The LSL instruction shifts the operand to the left the number of positions sp the shift count. Bits shifted out of the high-order bit go to both the carry and the bits; zeros are shifted into the low-order bit.



The LSR instruction shifts the operand to the right the number of positions sp the shift count. Bits shifted out of the low-order bit go to both the carry and th bits; zeros are shifted into the high-order bit.





- X Set according to the last bit shifted out of the operand; unaffected for count of zero.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Set according to the last bit shifted out of the operand; cleared for a sh of zero.

## Instruction Format:

#### **REGISTER SHIFTS**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	0	F	COUNT/ REGISTE		dr	S	IZE	i/r	0	1	REGI

## Instruction Fields:

Count/Register field

- If i/r = 0, this field contains the shift count. The values 1 7 represent shifts value of zero specifies a shift count of eight.
- If i/r = 1, the data register specified in this field contains the shift count (mod

dr field—Specifies the direction of the shift.

- 0 Shift right
- 1 Shift left

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation i/r field

If i/r = 0, specifies immediate shift count.

If i/r = 1, specifies register shift count.

Register field—Specifies a data register to be shifted.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	1	1	0	0	0	1	dr	1	1		EF	FECTIVI	E ADDRESS
	1		0	0			dr		1		MODE		REG

## **Instruction Fields:**

dr field—Specifies the direction of the shift.

- 0 Shift right
- 1 Shift left

Effective Address field—Specifies the operand to be shifted. Only memory addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	_	—
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	—	
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)		

- Syntax: MOVE < ea > , < ea >
- Attributes: Size = (Byte, Word, Long)
- **Description:** Moves the data at the source to the destination location and sets the codes according to the data. The size of the operation may be specified as by or long. Condition Codes:

Х	Ν	Z	V	С
	*	*	0	0

- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	0	0	SIZ	70			DESTI	NATION					SOL	IRCE	
	0	0	312	2 <b>C</b>	R	REGISTE	R		MODE			MODE			REGI

## **Instruction Fields:**

Size field—Specifies the size of the operand to be moved.

- 01 Byte operation
- 11 Word operation
- 10 Long operation

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	—	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>		
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)		
([bd,PC],Xn,od)	_	

Mode	Register		Addressing Mode	Mode	Reę
000	reg. number:Dn		(xxx).W	111	C
001	reg. number:An		(xxx).L	111	C
010	reg. number:An		# <data></data>	111	1
011	reg. number:An				
100	reg. number:An				
101	reg. number:An		(d <sub>16</sub> ,PC)	111	C
110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111	C
	000 001 010 011 100 101	000reg. number:Dn001reg. number:An010reg. number:An011reg. number:An100reg. number:An101reg. number:An	000reg. number:Dn001reg. number:An010reg. number:An011reg. number:An100reg. number:An101reg. number:An	000         reg. number:Dn         (xxx).W           001         reg. number:An         (xxx).L           010         reg. number:An         # <data>           011         reg. number:An         #<data>           100         reg. number:An         (d16,PC)</data></data>	000         reg. number:Dn         (xxx).W         111           001         reg. number:An         (xxx).L         111           010         reg. number:An         # <data>         111           011         reg. number:An         #<data>         111           010         reg. number:An         #<data>         111           011         reg. number:An         111         111           100         reg. number:An         111         111           101         reg. number:An         111         111</data></data></data>

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)**	111	011
([bd,PC,Xn],od)	111	011
([bd,PC],Xn,od)	111	011

\*For byte size operation, address register direct is not allowed.

\*\*Can be used with CPU32.

#### NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

- Attributes: Size = (Word, Long)
- **Description:** Moves the contents of the source to the destination address register of the operation is specified as word or long. Word-size source operands extended to 32-bit quantities.

# **Condition Codes:**

Not affected.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0 0 SIZE	DESTINATION		0	0	1			SOL	IRCE				
0 0	0	512	<u>-</u> L	R	REGISTE	R	0	0	I		MODE		R	REG

## **Instruction Fields:**

Size field—Specifies the size of the operand to be moved.

- 11 Word operation; the source operand is sign-extended to a long operall 32 bits are loaded into the address register.
- 10 Long operation.

Destination Register field—Specifies the destination address register.

Addressing Mode	Mode	Register	
Dn	000	reg. number:Dn	
An	001	reg. number:An	
(An)	010	reg. number:An	
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

Operation:	$CCR \rightarrow Destination$
Assembler Syntax:	MOVE CCR, < ea >
Attributes:	Size = (Word)

**Description:** Moves the condition code bits (zero-extended to word size) to the de location. The operand size is a word. Unimplemented bits are read as zeros.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ĺ	0	1	0	0	0	0	1	0	1	1	EFFECTIVE ADDRE		ADDRESS	
	0	I	0	0	0	0	I	0	I	I		MODE		REG

#### Instruction Field:

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)		

\*Can be used with CPU32.

## NOTE

MOVE from CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

Assembler	
Syntax:	MOVE < ea > ,CCR

Attributes: Size = (Word)

**Description:** Moves the low-order byte of the source operand to the condition code. The upper byte of the source operand is ignored; the upper byte of the statut is not altered.

# **Condition Codes:**



- X Set to the value of bit 4 of the source operand.
- N Set to the value of bit 3 of the source operand.
- Z Set to the value of bit 2 of the source operand.
- V Set to the value of bit 1 of the source operand.
- C Set to the value of bit 0 of the source operand.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1	0	0	0	1	0	0	1	1	EFFECTIVE A		E ADDRESS	
0		0	0	0		0	0	1			MODE		REG

Effective Address field—Specifies the location of the source operand. Or addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reç
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

\*Can be used with CPU32.

## NOTE

MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

Assembler	
Syntax:	MOVE SR, < ea >

## Attributes: Size = (Word)

**Description:** Moves the data in the status register to the destination loca destination is word length. Unimplemented bits are read as zeros.

## **Condition Codes:**

Not affected.

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	0	0	0	1	1	EFFECTIVE		ADDRESS	
0	1	0	0	0	0	0	0	I	I		MODE		REG

### **Instruction Fields:**

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	_	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	

### NOTE

Use the MOVE from CCR instruction to access only the condition codes. Memory destination is read before it is written to.

Syntax:	MOVE16 (xxx).L,(An)
-	MOVE16 (xxx).L,(An) +
	MOVE16 (An),(xxx).L
	MOVE16 (An) + ,(xxx).L

Attributes: Size = (Line)

**Description:** Moves the source line to the destination line. The lines are aligned to boundaries. Applications for this instruction include coprocessor commun memory initialization, and fast block copy operations.

MOVE16 has two formats. The postincrement format uses the postincrement a ing mode for both source and destination; whereas, the absolute format spe absolute long address for either the source or destination.

Line transfers are performed using burst reads and writes, which begin with word pointed to by the effective address of the source and destination, respect address register used in the postincrement addressing mode is incremente after the transfer.

Example: MOVE16 (A0) + \$FE802 A0 = \$1400F

The line at address \$14000 is read into a temporary holding register by a but transfer starting with long-word \$14000. Address values in A0 of \$14000 – cause the same line to be read, starting at different long words. The line is the to the line at address \$FE800 beginning with long-word \$FE800 after the instruction contains \$1401F.

Source line at \$14000:

\$14000	\$14004	\$14008	\$1400C
LONG WORD 0	LONG WORD 1	LONG WORD 2	LONG WORD 3

Destination line at \$FE8000:

\$FE800	\$FE804	\$FE808	\$FE80C
LONG WORD 0	LONG WORD 1	LONG WORD 2	LONG WORD 3

MC

## Instruction Format:

#### POSTINCREMENT SOURCE AND DESTINATION

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	1	1	0	0	0	1	0	0	REC	SI
1	RE	GISTER	Ay	0	0	0	0	0	0	0	0	0	0	

#### Instruction Fields:

- Register Ax—Specifies a source address register for the postincrement ad mode.
- Register Ay—Specifies a destination address register for the posti addressing mode.

#### **Instruction Format:**

Absolute Long Address Source or Destination

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	1	1	0	0	0	0	OPN	IODE	REGI
	HIGH-ORDER ADDRESS												
	LOW-ORDER ADDRESS												

### **Instruction Fields:**

Opmode field—Specifies the addressing modes used for source and destina

Opmode	Source	Destinati on	Assembler Syntax
0 0	(Ay) +	(xxx).L	MOVE16 (Ay) + ,(xxx).L
0 1	(xxx).L	(Ay) +	MOVE16 (xxx).L,(Ay) +
1 0	(Ay)	(xxx).L	MOVE16 (Ay),(xxx).L
11	(xxx).L	(Ay)	MOVE16 (xxx).L,(Ay)

Register Ay—Specifies an address register for the indirect and posti addressing mode used as a source or destination.

32-Bit Address field—Specifies the absolute address used as a source or de

Synta	IX:	MOVEM < ea >,	< list >
-------	-----	---------------	----------

## Attributes: Size = (Word, Long)

**Description:** Moves the contents of selected registers to or from consecutive locations starting at the location specified by the effective address. A re selected if the bit in the mask field corresponding to that register is set. The insize determines whether 16 or 32 bits of each register are transferred. In the owned transfer to either address or data registers, each word is sign-extended to and the resulting long word is loaded into the associated register.

Selecting the addressing mode also selects the mode of operation of the instruction, and only the control modes, the predecrement mode, and the predecrement mode are valid. If the effective address is specified by one of the control the registers are transferred starting at the specified address, and the address mented by the operand length (2 or 4) following each transfer. The order of the ters is from D0 to D7, then from A0 to A7.

If the effective address is specified by the predecrement mode, only a registerory operation is allowed. The registers are stored starting at the specified minus the operand length (2 or 4), and the address is decremented by the length following each transfer. The order of storing is from A7 to A0, then fro D0. When the instruction has completed, the decremented address register the address of the last operand stored. For the MC68020, MC68030, MC680 CPU32, if the addressing register is also moved to memory, the value written i tial register value decremented by the size of the operation. The MC680 MC68010 write the initial register value (not decremented).

If the effective address is specified by the postincrement mode, only a memory ister operation is allowed. The registers are loaded starting at the specified a the address is incremented by the operand length (2 or 4) following each trans order of loading is the same as that of control mode addressing. When the ins has completed, the incremented address register contains the address of the la and loaded plus the operand length. If the addressing register is also load memory, the memory value is ignored and the register is written with the pomented effective address.

MC

## Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	4	0	0	4	dr	0	0	0	4	1 SI7E		EF	FECTIVE	ADDRES
	0					dr				SIZE		MODE		REG	
Ī							RE	GISTER	LIST MA	ASK					

## **Instruction Fields:**

dr field—Specifies the direction of the transfer.

- 0 Register to memory.
- 1 Memory to register.

Size field—Specifies the size of the registers being transferred.

- 0 Word transfer
- 1 Long transfer

Effective Address field—Specifies the memory address for the operation. Fo to-memory transfers, only control alterable addressing modes predecrement addressing mode can be used as listed in the following ta

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	_	_	(xxx).W	111	
An	—	—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	_	
(An) +	_	_			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)		
([bd,PC],Xn,od)		

Addressing Mode	Mode	Register	A	ddressing Mode	Mode	Reç
Dn	_	_		(xxx).W	111	C
An	_	_		(xxx).L	111	C
(An)	010	reg. number:An		# <data></data>	—	
(An) +	011	reg. number:An				
– (An)	_	—				
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

\*Can be used with CPU32.

Register List Mask field—Specifies the registers to be transferred. The lowcorresponds to the first register to be transferred; the high-order bit corre to the last register to be transferred. Thus, for both control mod postincrement mode addresses, the mask correspondence is:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	A7	A6	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D
-	F	or the	e pred	ecren	nent n	node	addre	sses,	the m	ask co	orresp	onde	nce is	rever	rseo
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	D0	D1	D2	D3	D4	D5	D6	D7	A0	A1	A2	A3	A4	A5	A

Syntax:	MOVEP	(d <u>16</u> ,Ay),Dx	

Attributes: Size = (Word, Long)

**Description:** Moves data between a data register and alternate bytes within the space starting at the location specified and incrementing by two. The high-order of the data register is transferred first, and the low-order byte is transferred memory address is specified in the address register indirect plus 16-bit disp addressing mode. This instruction was originally designed for interface peripherals on a 16-bit data bus, such as the MC68000 bus. Although support MC68020, MC68030, and MC68040, this instruction is not useful for those peripheral 32-bit bus.

Example: Long transfer to/from an even address.

# Byte Organization in Register

31	24	23	16	15	8	7	0
HIGH OF	HIGH ORDER		IPPER	MID L	OWER	LOW	ORDER

## Byte Organization in 16-Bit Memory (Low Address at Top)

15	8	7	0
HIGH OR	DER		
MID UPF	PER		
MID LOW	/ER		
LOW ORI	DER		

HIGH ORDER	MID UPPER	
MID LOWER	LOW ORDER	

or

31	24	23	16	15	8	7	0
				HIGH	ORDER		
MID L	JPPER			MID L	OWER		
LOW C	ORDER						

Example:Word transfer to/from (odd address).

# Byte Organization in Register

31	24	23	16	15	8	7	0
				HIGH	ORDER	LOW	ORDER

# Byte Organization in 16-Bit Memory (Low Address at Top)

15	8	7	0
		HIGH	ORDER
		LOW	ORDER

# Byte Organization in 32-Bit Memory

31	24	23	16	15	8	7	0
						HIGH	ORDER
		LOW	ORDER				
or							
31	24	23	16	15	8	7	0
		HIGH	ORDER			LOW	ORDER

MC

## Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	0	0	0	0	DAT	DATA REGISTER		OPMODE		0	0	1	ADDRESS	
16-BIT DISPLACEMENT														

## **Instruction Fields:**

Data Register field—Specifies the data register for the instruction.

Opmode field—Specifies the direction and size of the operation.

100—Transfer word from memory to register.

101—Transfer long from memory to register.

110—Transfer word from register to memory.

111— Transfer long from register to memory.


Address Register field—Specifies the address register which is used in the register indirect plus displacement addressing mode.

Displacement field—Specifies the displacement used in the operand addres

Syntax:	MOVEQ # < data > ,Dn
---------	----------------------

- Attributes: Size = (Long)
- **Description:** Moves a byte of immediate data to a 32-bit data register. The data in field within the operation word is sign- extended to a long operand in the data as it is transferred.

# **Condition Codes:**



- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

## Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	1	1	R	REGISTE	R	0				DA	ЛТА		

### Instruction Fields:

Register field—Specifies the data register to be loaded.

Data field—Eight bits of data, which are sign-extended to a long operand.

Syntax:	*MULS.L < ea > ,DI *MULS.L < ea > ,Dh – DI *Applies to MC68020, MC6803	
Attributes:	Size = (Word, Long)	

**Description:** Multiplies two signed operands yielding a signed result. This instruct word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and is a long-word operand. A register operand is the low-order word; the upper w register is ignored. All 32 bits of the product are saved in the destination data

In the long form, the multiplier and multiplicand are both long- word operands result is either a long word or a quad word. The long-word result is the low-ord of the quad- word result; the high-order 32 bits of the product are discarded.

## **Condition Codes:**

Х	Ν	Ζ	V	С
_	*	*	*	0

X — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if overflow; cleared otherwise.
- C Always cleared.

# NOTE

Overflow (V = 1) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if the high-order 32 bits of the quad-word product are not the sign extension of the low- order 32 bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
4	1	0	0		REGISTER		1	4	1	EFFECTIVE ADDRESS			ADDRESS
I	I	0	0	r	CEGISTER	(	1	1	1		MODE		REGI

## **Instruction Fields:**

Register field—Specifies a data register as the destination.

Effective Address field—Specifies the source operand. Only data alterable admodes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An		—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	111	1
(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,PC,Xn)	111	C

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	0	1	0	0	1	1	0	0	0	0				E ADDRESS
	0		0			'						MODE		REG
ĺ	0	REGISTER DI		1	SIZE	0	0	0	0	0	0	0	REGIS	

## **Instruction Fields:**

Effective Address field—Specifies the source operand. Only data addressir can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Can be used with CPU32.

Register DI field—Specifies a data register for the destination operand. T multiplicand comes from this register, and the low-order 32 bits of the pr loaded into this register.

Size field—Selects a 32- or 64-bit product.

- 0 32-bit product to be returned to register DI.
- 1 64-bit product to be returned to Dh Dl.
- Register Dh field—If size is one, specifies the data register into which the h 32 bits of the product are loaded. If Dh = DI and size is one, the resu operation are undefined. Otherwise, this field is unused.

Syntax:	*MULU.L < ea > ,DI *MULU.L < ea > ,Dh – DI *Applies to MC68020, MC6803	
Attributes:	Size = (Word, Long)	

**Description:** Multiplies two unsigned operands yielding an unsigned result. This insta a word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and t is a long-word operand. A register operand is the low-order word; the upper wo register is ignored. All 32 bits of the product are saved in the destination data

In the long form, the multiplier and multiplicand are both long- word operands, result is either a long word or a quad word. The long-word result is the low-orde of the quad- word result; the high-order 32 bits of the product are discarded.

## **Condition Codes:**

Х	Ν	Z	V	С
—	*	*	*	0

X — Not affected.

- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if overflow; cleared otherwise.

C — Always cleared.

# NOTE

Overflow (V = 1) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if any of the high-order 32 bits of the quad-word product are not equal to zero.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	0		REGISTER		0	1	1		EF	FECTIVI	E ADDRESS
		0			CEGISTE	ĸ					MODE		REG

## **Instruction Fields:**

Register field—Specifies a data register as the destination.

Effective Address field—Specifies the source operand. Only data addressir can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	—	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	
([bd,An,Xn],od)	110	reg. number:An	
([bd,An],Xn,od)	110	reg. number:An	

(bd,PC,Xn)*	111	
([bd,PC,Xn],od)	111	
([bd,PC],Xn,od)	111	

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	0	1	0	0	4	4		0	EFFECTIVE			ADDRESS		
	0		0				0		0			MODE		REGI
ĺ	0	RE	GISTER	DI	0	SIZE	0	0	0	0	0	0	0	REGIST

## Instruction Fields:

Effective Address field—Specifies the source operand. Only data addressing can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	C
An	_	_	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	111	1
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	C
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	(

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Can be used with CPU32.

Register DI field—Specifies a data register for the destination operand. The multiplicand comes from this register, and the low-order 32 bits of the proloaded into this register.

Size field—Selects a 32- or 64-bit product.

- 0 32-bit product to be returned to register DI.
- 1 64-bit product to be returned to Dh Dl.
- Register Dh field—If size is one, specifies the data register into which the high 32 bits of the product are loaded. If Dh = DI and size is one, the result operation are undefined. Otherwise, this field is unused.

- Attributes: Size = (Byte)
- **Description:** Subtracts the destination operand and the extend bit from zero. The is performed using binary-coded decimal arithmetic. The packed binary-code result is saved in the destination location. This instruction produces complement of the destination if the extend bit is zero or the nines complement extend bit is one. This is a byte operation only.

## **Condition Codes:**

Х	Ν	Ζ	V	С
*	U	*	U	*

- X Set the same as the carry bit.
- N Undefined.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Undefined.
- C Set if a decimal borrow occurs; cleared otherwise.

# NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

0	4	0	0	4	0	0	0	0	0	EFFECTIVE	ADDRESS
0		0			0	0	0	0	0	MODE	REGI

# **Instruction Fields:**

Effective Address field—Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	—	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

Syntax:	NEG < ea >
---------	------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the destination operand from zero and stores the res destination location. The size of the operation is specified as byte, word, or le

## **Condition Codes:**

Х	Ν	Z	V	С
*	*	*	*	*

- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Cleared if the result is zero; set otherwise.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0				0		0175			EF	FECTIVI	E ADDRESS
0		0	0					51	ZE		MODE		REG

- 00 Byte operation
- 01 Word operation
- 10 Long operation
- Effective Address field—Specifies the destination operand. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	—	
([bd,PC],Xn,od)	_	

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the destination operand and the extend bit from zero. S result in the destination location. The size of the operation is specified as by or long.

# **Condition Codes:**



- X Set the same as the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

# NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

0	1	0	0	0	0	0	0	017E	EFFECTIVE	E ADDRESS
0	I	0	0	0	0	0	0	SIZE	MODE	REGI

## **Instruction Fields:**

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the destination operand. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reç
(xxx).W	111	C
(xxx).L	111	C
# <data></data>		
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An			
([bd,An,Xn],od)	110	reg. number:An			
([bd,An],Xn,od)	110	reg. number:An			

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)		

Syntax:	NOP
---------	-----

## Attributes: Unsized

**Description:** Performs no operation. The processor state, other than the program is unaffected. Execution continues with the instruction following the NOP in The NOP instruction does not begin execution until all pending bus cycloperated. This synchronizes the pipeline and prevents instruction overlap.

# **Condition Codes:**

Not affected.


# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	1	0	0	1	1	1	0	0	1	1	1	0	0	

Attributes: Size = (Byte, Word, Long)

**Description:**Calculates the ones complement of the destination operand and st result in the destination location. The size of the operation is specified as byt or long.

# **Condition Codes:**



- X Not affected.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	0	1	0	0	0	1	1	0	917E			EF	FECTIVE	ADDRESS
	0	1	0	0	0	I	1	0	SIZE			MODE		REGI

- 00—Byte operation
- 01—Word operation
- 10—Long operation

Effective Address field—Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Re
(xxx).W	111	
(xxx).L	111	
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

\_

\_

\_


#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)

\*Can be used with CPU32.

- Syntax: OR Dn, < ea >
- Attributes: Size = (Byte, Word, Long)
- **Description:** Performs an inclusive-OR operation on the source operand a destination operand and stores the result in the destination location. The siz operation is specified as byte, word, or long. The contents of an address regis not be used as an operand.

## **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	0	0		REGISTE	D		OPMOD	E		EF	FECTIVI	E ADDRESS
'	0	0	0	「	CEGISTE	ĸ		OFINOD	E .		MODE		REG

#### Instruction Fields:

Register field—Specifies any of the eight data registers.

Opmode field

Byte	Word	Long	Operation
000	001	010	$< ea > V Dn \rightarrow Dn$
100	101	110	Dn V < ea > $\rightarrow$ < ea >

Addressing Mode	Mode	Register	Addressing Mod	e Mode	R
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	—	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Can be used with CPU32.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	—	—	(xxx).W	111	C
An	—	—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	_	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	—	

\*Can be used with CPU32.

### NOTE

If the destination is a data register, it must be specified using the destination Dn mode, not the destination < ea > mode.

Most assemblers use ORI when the source is immediate data.

- **Syntax:** ORI # < data > , < ea >
- Attributes: Size = (Byte, Word, Long)
- **Description:** Performs an inclusive-OR operation on the immediate data destination operand and stores the result in the destination location. The s operation is specified as byte, word, or long. The size of the immediate data the operation size.

## **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	0	0	0	0	0	0	0	SIZ	76		EFF	FECTIVE	E ADDRESS
0	0	0						512	2E		MODE		REG
		16	6-BIT WO	ORD DA	ΤA	•	•				8-BIT BY	TE DAT	Ą
						3	2-BIT LC	ONG DAT	A				

- 00— Byte operation
- 01—Word operation
- 10—Long operation
- Effective Address field—Specifies the destination operand. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	_	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)		

\*Can be used with CPU32.

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.


If size = 01, the data is the entire immediate word.

If size = 10, the data is the next two immediate words.

Operation:	Source V CCR $\rightarrow$ CCR
Assembler Syntax:	ORI # < data > ,CCR
Attributes:	Size = (Byte)

**Description:** Performs an inclusive-OR operation on the immediate operand condition codes and stores the result in the condition code register (low-ord the status register). All implemented bits of the condition code register are af

### **Condition Codes:**



X — Set if bit 4 of immediate operand is one; unchanged otherwise.

- N Set if bit 3 of immediate operand is one; unchanged otherwise.
- Z Set if bit 2 of immediate operand is one; unchanged otherwise.
- V Set if bit 1 of immediate operand is one; unchanged otherwise.
- C Set if bit 0 of immediate operand is one; unchanged otherwise.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	0	0	0	0	0	0	1	1	1	1	
0	0	0	0	0	0	0	0	8-BIT BYTE DATA						

## **Syntax:** PACK Dx,Dy,# < adjustment >

## Attributes: Unsized

Description: Adjusts and packs the lower four bits of each of two bytes into a sing

When both operands are data registers, the adjustment is added to the value of in the source register. Bits 11 - 8 and 3 - 0 of the intermediate result are concard placed in bits 7 - 0 of the destination register. The remainder of the de register is unaffected.

Source:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
х	x	x	x	а	b	С	d	x	х	х	х	е	f	Q
								Эx						

## Add Adjustment Word:

15															
						1	6-BIT EX	TENSIC	N						
F	Resulting in:														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
X'	X'	X'	X'	a'	b'	C'	ď	x'	x'	x'	X'	e'	f'	g	
[	Destin	ation:													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
u	u	u	u	u	u	u	u	a'	b'	C'	ď	e'	f'	g	
							C	)y							

When the predecrement addressing mode is specified, two bytes from the so fetched and concatenated. The adjustment word is added to the concatenate Bits 3 - 0 of each byte are extracted. These eight bits are concatenated to for byte which is then written to the destination.

x	х	х	х	а	b	С	d		
х	х	х	х	е	f	g	h		
Ax									

## Concatenated Word:


15	14	13	12	11	10	9	8	7	6	5	4	3	2	
x	х	х	х	а	b	С	d	х	х	х	х	е	f	

Add Adjustment Word:

15

**16-BIT EXTENSION** 

Destination:



## **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	0	0	REGISTER Dy/Ay			1	0	1	0	0	R/M	REGIST
	16-BIT ADJUSTMENT EXTENSION:												

If R/N = 0, specifies a data register.

If R/M = 1, specifies an address register in the predecrement addressing m

R/M field—Specifies the operand addressing mode.

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Dx/Ax field—Specifies the source register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register in the predecrement addressing m

Adjustment field—Immediate data word that is added to the source operand. T is zero to pack ASCII or EBCDIC codes. Other values can be used 1 codes.

Attributes: Size = (Long)

**Description:** Computes the effective address and pushes it onto the stack. The address is a long address.

## **Condition Codes:**

Not affected.

### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	1		EFFECTIVE A		ADDRES
0	I	0	0	I	0	0	0	0	I	MODE		REC	

#### **Instruction Field:**

Effective Address field—Specifies the address to be pushed onto the sta control addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re	
Dn	_	_	(xxx).W	111		
An	_	_	(xxx).L	111		
(An)	010	reg. number:An	# <data></data>	_		
(An) +	_	—				
– (An)	_	_				
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111		
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111		

#### MC68020, MC68030, and MC68040 only


(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	111	
([bd,An,Xn],od)	d) 110 reg. number:A		([bd,PC,Xn],od)	111	
([bd,An],Xn,od) 110		reg. number:An	([bd,PC],Xn,od)	111	

\*Can be used with CPU32.


- **Syntax:** ROd # < data > ,Dy ROd < ea > where d is direction, L or R
- Attributes: Size = (Byte, Word, Long)
- **Description:** Rotates the bits of the operand in the direction specified (L or R). The bit is not included in the rotation. The rotate count for the rotation of a respecified in either of two ways:
  - 1. Immediate—The rotate count (1 8) is specified in the instruction.
  - Register—The rotate count is the value in the data register specified in struction, modulo 64.

The size of the operation for register destinations is specified as byte, word, The contents of memory, (ROd < ea >), can be rotated one bit only, and oper is restricted to a word.

The ROL instruction rotates the bits of the operand to the left; the rotate countries the number of bit positions rotated. Bits rotated out of the high-order bit carry bit and also back into the low-order bit.



The ROR instruction rotates the bits of the operand to the right; the rotate cour mines the number of bit positions rotated. Bits rotated out of the low-order bit carry bit and also back into the high-order bit.





- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Set according to the last bit rotated out of the operand; cleared when count is zero.

## Instruction Format:

#### REGISTER ROTATE

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	F	COUNT/ REGISTE		dr		IZE	i/r	1	1	REG

## Instruction Fields:

Count/Register field:

- If i/r = 0, this field contains the rotate count. The values 1 7 represent co -7, and zero specifies a count of eight.
- If i/r = 1, this field specifies a data register that contains the rotate count (mo

dr field—Specifies the direction of the rotate.

- 0 Rotate right
- 1 Rotate left

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

i/r field—Specifies the rotate count location.

If i/r = 0, immediate rotate count.

If i/r = 1, register rotate count.

Register field—Specifies a data register to be rotated.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 ^	
4	4	4	0	0	4	4	dr	1	4	1		EF	FECTIVE	E ADDRESS
1	I	I	0	0	I	I	dr	I	1		MODE		REGI	

## **Instruction Fields:**

dr field—Specifies the direction of the rotate.

- 0 Rotate right
- 1 Rotate left

Effective Address field—Specifies the operand to be rotated. Only memory a addressing modes can be used as listed in the following tables:

Reg

Addressing Mode	Mode	Register	Addressing Mode	Mode	I
Dn	—	_	(xxx).W	111	000
An		_	(xxx).L	111	001
(An)	010	reg. number:An	# <data></data>	_	-
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	-
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An		(bd,PC,Xn)*	_	
([bd,An,Xn],od)	110	reg. number:An		([bd,PC,Xn],od)	—	
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)		


\*Can be used with CPU32.

Syntax:	ROXd $\# < data > ,Dy$
-	ROXd < ea >
	where d is direction, L or R


## Attributes: Size = (Byte, Word, Long)

- **Description:** Rotates the bits of the operand in the direction specified (L or R). The bit is included in the rotation. The rotate count for the rotation of a register is in either of two ways:
  - 1. Immediate—The rotate count (1 8) is specified in the instruction.
  - 2. Register—The rotate count is the value in the data register specified i struction, modulo 64.

The size of the operation for register destinations is specified as byte, word The contents of memory, < ea >, can be rotated one bit only, and operative restricted to a word. The ROXL instruction rotates the bits of the operand to the rotate count determines the number of bit positions rotated. Bits rotated out of order bit go to the carry bit and the extend bit; the previous value of the erotates into the low-order bit.



The ROXR instruction rotates the bits of the operand to the right; the rotate co mines the number of bit positions rotated. Bits rotated out of the low-order bit carry bit and the extend bit; the previous value of the extend bit rotates into order bit.





- X Set to the value of the last bit rotated out of the operand; unaffected w rotate count is zero.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Always cleared.
- C Set according to the last bit rotated out of the operand; when the rotate zero, set to the value of the extend bit.

### Instruction Format:

REGISTER ROTATE														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	0	F	COUNT/ REGISTER			SI	ZE	i/r	1	0	F	REGI

## Instruction Fields:

Count/Register field:

- If i/r = 0, this field contains the rotate count. The values 1 7 represent cour--7, and zero specifies a count of eight.
- If i/r = 1, this field specifies a data register that contains the rotate count (mod

dr field—Specifies the direction of the rotate.

- 0 Rotate right
- 1 Rotate left

10 — Long operation

i/r field—Specifies the rotate count location.

If i/r = 0, immediate rotate count.

If i/r = 1, register rotate count.

Register field—Specifies a data register to be rotated.

## **Instruction Format:**

	MEMORY ROTATE													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	0	0	1	0	dr	1	1	EFFECTIVE		ADDRESS	
	1						0	dr				MODE		REG

### **Instruction Fields:**

dr field—Specifies the direction of the rotate.

0 — Rotate right

1 — Rotate left

Effective Address field—Specifies the operand to be rotated. Only memory addressing modes can be used as listed in the following tables:

Addressing Mode	Mode Register		Addressing Mode	Mode	Re	
Dn	_	_	(xxx).W	111		
An	_	_	(xxx).L	111		
(An)	010	reg. number:An	# <data></data>	_		
(An) +	011	reg. number:An				
– (An)	100	reg. number:An				
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_		
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An		(bd,PC,Xn)*	—	
([bd,An,Xn],od)	110 reg. number:An		([bd,PC,Xn],od)	_		
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)	—	

\*Can be used with CPU32.

- Syntax: RTD # < displacement >
- Attributes: Unsized
- **Description:** Pulls the program counter value from the stack and adds the sign-e 16-bit displacement value to the stack pointer. The previous program counter lost.

# **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	C
16-BIT DISPLACEMENT														

## **Instruction Field:**

Displacement field—Specifies the twos complement integer to be sign-exten added to the stack pointer.

## Attributes: Unsized

**Description:** A previously saved module state is reloaded from the top of stack. module state is retrieved from the top of the stack, the caller's stack incremented by the argument count value in the module state.

# **Condition Codes:**

Set according to the content of the word on the stack.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	0	0	0	0	1	1	0	1	1	0	0	D/A	REG

## Instruction Fields:

D/A field—Specifies whether the module data pointer is in a data or an address

- 0 the register is a data register
- 1 the register is an address register
- Register field—Specifies the register number for the module data area poin restored from the saved module state. If the register specified is A7 updated value of the register reflects the stack pointer operations, and t module data area pointer is lost.

### Attributes: Unsized

**Description:** Pulls the condition code and program counter values from the state previous condition code and program counter values are lost. The superviso of the status register is unaffected.

## **Condition Codes:**

Set to the condition codes from the stack.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1

Syntax:	RTS
---------	-----

### Attributes: Unsized

**Description:** Pulls the program counter value from the stack. The previous program value is lost.

## **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	1	0	0	1	1	1	0	0	1	1	1	0	1	

- **Syntax:** SBCD (Ax), (Ay)
- Attributes: Size = (Byte)
- **Description:** Subtracts the source operand and the extend bit from the destination and stores the result in the destination location. The subtraction is performed binary-coded decimal arithmetic; the operands are packed binary-coded numbers. The instruction has two modes:
  - 1. Data register to data register—the data registers specified in the instruct tain the operands.
  - 2. Memory to memory—the address registers specified in the instruction a the operands from memory using the predecrement addressing mode.

This operation is a byte operation only.

## **Condition Codes:**

Х	Ν	Z	V	С	
*	U	*	U	*	

- X Set the same as the carry bit.
- N Undefined.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Undefined.
- C Set if a borrow (decimal) is generated; cleared otherwise.

## NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

1	0	0	0	REGISTER Dy/Ay	1	0	0	0	0	R/M	REGIST

## **Instruction Fields:**

Register Dy/Ay field—Specifies the destination register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing

R/M field—Specifies the operand addressing mode.

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Dx/Ax field—Specifies the source register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing

# Assembler Syntax:

Scc < ea >

Attributes: Size = (Byte)

Description: Tests the specified condition code; if the condition is true, sets specified by the effective address to TRUE (all ones). Otherwise, sets that FALSE (all zeros). Condition code cc specifies one of the following condition (refer to Table 3-19 for more information on these conditional tests):

Mnemonic	Condition	Mnemonic	Condition
CC(HI)	Carry Clear	LS	Low or Same
CS(LO)	Carry Set	LT	Less Than
EQ	Equal	MI	Minus
F	False	NE	Not Equal
GE	Greater or Equal	PL	Plus
GT	Greater Than	Т	True
HI	High	VC	Overflow Clear
LE	Less or Equal	VS	Overflow Set

# **Condition Codes:**

Not affected.

0		1	1	EFFECTIVE ADDRESS				
0	I	0	I	CONDITION	1	I	MODE	REG

## Instruction Fields:

Condition field—The binary code for one of the conditions listed in the table.

Effective Address field—Specifies the location in which the TRUE/FALSE by stored. Only data alterable addressing modes can be used as list following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An		_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	—	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	_	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)		
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)		

\*Can be used with CPU32.

#### NOTE

A subsequent NEG.B instruction with the same effective address can be used to change the Scc result from TRUE or FALSE to the equivalent arithmetic value (TRUE = 1, FALSE = 0). In the MC68000 and MC68008, a memory destination is read before it is written.

## Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the source operand from the destination operand and st result in the destination. The size of the operation is specified as byte, word, The mode of the instruction indicates which operand is the source, whic destination, and which is the operand size.

## **Condition Codes:**



- X Set to the value of the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow is generated; cleared otherwise.
- C Set if a borrow is generated; cleared otherwise.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	0	0	1		REGISTER			OPMODE			EF	FECTIVE	ADDRES	ŝS
I	0	0			EGISTE	ĸ			E		MODE		RE	GI

Opmode field

Byte	Word	Long	Operation
000	001	010	$Dn - \langle ea \rangle \rightarrow Dn$
100	101	110	$<$ ea $>$ – Dn $\rightarrow$ $<$ ea $>$

Effective Address field—Determines the addressing mode. If the location spe source operand, all addressing modes can be used as listed in the tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An*	001	reg. number:An	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)**	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*For byte-sized operation, address register direct is not allowed.

\*\*Can be used with CPU32.

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	—	—	(xxx).W	111	C
An		—	(xxx).L	111	C
(An)	010	reg. number:An	# <data></data>	—	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	_	
([bd,PC,Xn],od)	_	
([bd,PC],Xn,od)	—	

\*Can be used with CPU32.

### NOTE

If the destination is a data register, it must be specified as a destination Dn address, not as a destination < ea > address.

Most assemblers use SUBA when the destination is an address register and SUBI or SUBQ when the source is immediate data.

- Attributes: Size = (Word, Long)
- **Description:** Subtracts the source operand from the destination address register a the result in the address register. The size of the operation is specified as wor Word-sized source operands are sign-extended to 32-bit quantities privile subtraction.

## **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	0	0	1		REGISTE	Б					EF	FECTIVE	ADDRESS
I	0	0	I		EGISTE	ĸ	,	OPMODE			MODE		REG

### **Instruction Fields:**

Register field—Specifies the destination, any of the eight address registers.

Opmode field—Specifies the size of the operation.

011—Word operation. The source operand is sign-extended to a long operation is performed on the address register using all 32 bits.
 111—Long operation.

Mode	Register		Addressing Mode	Mode	Reg
000	reg. number:Dn		(xxx).W	111	(
001	reg. number:An		(xxx).L	111	C
010	reg. number:An		# <data></data>	111	1
011	reg. number:An				
100	reg. number:An				
101	reg. number:An		(d <sub>16</sub> ,PC)	111	(
110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111	(
	000 001 010 011 100 101	000reg. number:Dn001reg. number:An010reg. number:An011reg. number:An100reg. number:An101reg. number:An	000reg. number:Dn001reg. number:An010reg. number:An011reg. number:An100reg. number:An101reg. number:An	000         reg. number:Dn         (xxx).W           001         reg. number:An         (xxx).L           010         reg. number:An         # <data>           011         reg. number:An         #<data>           100         reg. number:An         (d16,PC)</data></data>	000         reg. number:Dn         (xxx).W         111           001         reg. number:An         (xxx).L         111           010         reg. number:An         # <data>         111           011         reg. number:An         #<data>         111           100         reg. number:An         Image: number:An         Image: number:An         Image: number:An           101         reg. number:An         Image: number:An         Image: number:An         Image: number:An           101         reg. number:An         Image: number:An         Image: number:An         Image: number:An</data></data>

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

(bd,PC,Xn)*	111	C
([bd,PC,Xn],od)	111	C
([bd,PC],Xn,od)	111	C


\*Can be used with CPU32.

Syntax:	SUBI # < data > , < ea >
---------	--------------------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the immediate data from the destination operand and s result in the destination location. The size of the operation is specified as by or long. The size of the immediate data matches the operation size.

## **Condition Codes:**



- X Set to the value of the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2				
ſ	0	_	0	0	_	4	0			76		EFI	FECTIVE	ADDRESS				
	0		0	0					SIZE		0 SIZE		0 0 SIZE			MODE		REG
	16-BIT WORD DATA											8-BIT BY	TE DAT	4				
	32-BIT LONG																	

- 00 Byte operation
- 01 Word operation
- 10 Long operation
- Effective Address field—Specifies the destination operand. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	—
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	Reg
(xxx).W	111	C
(xxx).L	111	C
# <data></data>	_	
(d <sub>16</sub> ,PC)		
(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)*	—	_
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_	_
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)		

\*Can be used with CPU32.

Immediate field—Data immediately following the instruction.

If size = 00, the data is the low-order byte of the immediate word.

If size = 01, the data is the entire immediate word.

If size = 10, the data is the next two immediate words.

Syntax:	SUBQ # < data > , < ea >
---------	--------------------------

### Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the immediate data (1 - 8) from the destination operand. of the operation is specified as byte, word, or long. Only word and long opera be used with address registers, and the condition codes are not affected subtracting from address registers, the entire destination address register despite the operation size.

## **Condition Codes:**

Х	N Z		V	С
*	*	*	*	*

- X Set to the value of the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	1		DATA		1		75		EF	FECTIVI	ADDRESS
0	I	0	I		DATA		I	51	ZE		MODE		REG

and zero represents eight.

Size field—Specifies the size of the operation.

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the destination location. Only alterable address can be used as listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Reg
Dn	000	reg. number:Dn	(xxx).W	111	(
An*	001	reg. number:An	(xxx).L	111	(
(An)	010	reg. number:An	# <data></data>	_	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)**	110	reg. number:An	(bd,PC,Xn)**	—	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—	

\*Word and long only.

\*\*Can be used with CPU32.

Syntax:	SUBX – (Ax), – (Ay)
---------	---------------------

Attributes: Size = (Byte, Word, Long)

**Description:** Subtracts the source operand and the extend bit from the destination and stores the result in the destination

## location. The instruction has two modes:

- Data register to data register—the data registers specified in the instructain the operands.
- 2. Memory to memory—the address registers specified in the instruction the operands from memory using the predecrement addressing mode

The size of the operand is specified as byte, word, or long.

## **Condition Codes:**

Х	Ν	Z	V	С
*	*	*	*	*

- X Set to the value of the carry bit.
- N Set if the result is negative; cleared otherwise.
- Z Cleared if the result is nonzero; unchanged otherwise.
- V Set if an overflow occurs; cleared otherwise.
- C Set if a borrow occurs; cleared otherwise.

## NOTE

Normally the Z condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

1	0	0	1	REGISTER Dy/Ay	1	SIZE	0	0	R/M	REGISTE
---	---	---	---	----------------	---	------	---	---	-----	---------

### **Instruction Fields:**

Register Dy/Ay field—Specifies the destination register.

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing r

Size field—Specifies the size of the operation.

00 — Byte operation

01 — Word operation

10 — Long operation

R/M field—Specifies the operand addressing mode.

0 — The operation is data register to data register.

1 — The operation is memory to memory.

Register Dx/Ax field—Specifies the source register:

If R/M = 0, specifies a data register.

If R/M = 1, specifies an address register for the predecrement addressing r

Syntax: SWAP Dn

Attributes: Size = (Word)

**Description:** Exchange the 16-bit words (halves) of a data register.

# **Condition Codes:**

Х	Ν	Ζ	V	С
	*	*	0	0

- X Not affected.
- N Set if the most significant bit of the 32-bit result is set; cleared otherw
- Z Set if the 32-bit result is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	1	0	0	0	REG

# **Instruction Field:**

Register field—Specifies the data register to swap.

Syntax:	TAS < ea >
---------	------------

- Attributes: Size = (Byte)
- **Description:** Tests and sets the byte operand addressed by the effective address f instruction tests the current value of the operand and sets the N and Z cond appropriately. TAS also sets the high-order bit of the operand. The operation locked or read-modify-write transfer sequence. This instruction supports use or semaphore to coordinate several processors.

# Condition Codes:

Х	Ν	Ζ	V	С
—	*	*	0	0

- X Not affected.
- N Set if the most significant bit of the operand is currently set; cleared oth
- Z Set if the operand was zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	4	0	0	4	0	4	0	4	4	EFFECTIVE			E ADDRESS
0		0	0					1	1		MODE		REGI

#### alterable addressing modes can be used as listed in the following table

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An	_	_	(xxx).L	111	
(An)	010	reg. number:An	# <data></data>	_	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)		

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An	(bd,PC,Xn)* —
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od) —
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od) —

\*Can be used with CPU32.

SR  $\rightarrow$  (SSP); Vector Address  $\rightarrow$  PC

\*The MC68000 and MC68008 do not write vector offset or format code to the system stack.

Assembler	
Syntax:	TRAP # < vector >

Attributes: Unsized

**Description:** Causes a TRAP # < vector > exception. The instruction adds the imoperand (vector) of the instruction to 32 to obtain the vector number. The vector values is 0 – 15, which provides 16 vectors.

#### **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	1	0	0	1	0	0		VECTOR

#### **Instruction Fields:**

Vector field—Specifies the trap vector to be taken.

Assembler	TRAPcc
Syntax:	TRAPcc.W # < data >
	TRAPcc.L # < data >

Attributes: Unsized or Size = (Word, Long)

**Description:** If the specified condition is true, causes a TRAPcc exception with number 7. The processor pushes the address of the next instruction word (cut the program counter) onto the stack. If the condition is not true, the processor no operation, and execution continues with the next instruction. The immed operand should be placed in the next word(s) following the operation wo available to the trap handler. Condition code cc specifies one of the conditional tests (refer to Table 3-19 for more information on these conditional tests).

Mnemonic	Condition		Mnemonic	Condition		
CC(HI)	Carry Clear		LS	Low or Same		
CS(LO)	Carry Set		LT	Less Than		
EQ	Equal		MI	Minus		
F	False		False		NE	Not Equal
GE	Greater or Equal		PL	Plus		
GT	Greater Than		Т	True		
HI	High		VC	Overflow Clear		
LE	Less or Equal		VS	Overflow Set		

#### **Condition Codes:**

Not affected.

0 1 0 1 CONDITION 1 1 1 1 1								1	OPM	
OPTIONAL WORD										
OR LONG WORD										

#### Instruction Fields:

Condition field—The binary code for one of the conditions listed in the table.

Opmode field—Selects the instruction form.

010—Instruction is followed by word-sized operand.

011-Instruction is followed by long-word-sized operand.

100—Instruction has no operand.

Assembler	
Syntax:	TRAPV

#### Attributes: Unsized

**Description:** If the overflow condition is set, causes a TRAPV exception with number 7. If the overflow condition is not set, the processor performs no open execution continues with the next instruction.

# **Condition Codes:**

Not affected.


## **Instruction Format:**

			. –		10	-	-	-	-	-		-	_	
0	1	0	0	1	1	1	0	0	1	1	1	0	1	

Attributes: Size = (Byte, Word, Long)

**Description:** Compares the operand with zero and sets the condition codes accord the results of the test. The size of the operation is specified as byte, word, or

# **Condition Codes:**



- X Not affected.
- N Set if the operand is negative; cleared otherwise.
- Z Set if the operand is zero; cleared otherwise.
- V Always cleared.
- C Always cleared.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	0	1	0	0175			EF	FECTIVI	E ADDRESS
0	1	0	0	I	0	I	0	31	SIZE		MODE		REGI

- 00 Byte operation
- 01 Word operation
- 10 Long operation

Effective Address field—Specifies the addressing mode for the destination or listed in the following tables:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Re
Dn	000	reg. number:Dn	(xxx).W	111	
An*	001	reg. number:An	(xxx).L	111	
(An)	010	reg. number:An	# <data>*</data>	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)**	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)**	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)***	110	reg. number:An	(bd,PC,Xn)*** 111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od) 111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od) 111

\*MC68020, MC68030, MC68040, and CPU32. Address register direct allowed only for word and long.

\*\*PC relative addressing modes do not apply to MC68000, MC680008, or MC68010.

\*\*\*Can be used with CPU32.

Syntax:	UNLK An
---------	---------

#### Attributes: Unsized

**Description:** Loads the stack pointer from the specified address register, then loaddress register with the long word pulled from the top of the stack.

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	1	0	0	1	0	1	1	REGI

# **Instruction Field:**

Register field—Specifies the address register for the instruction.

Syntax:	UNPK Dx,Dy,# < adjustment >

#### Attributes: Unsized

**Description:** Places the two binary-coded decimal digits in the source operand by lower four bits of two bytes and places zero bits in the upper four bits of be Adds the adjustment value to this unpacked value. Condition codes are not a

When both operands are data registers, the instruction unpacks the sourc contents, adds the extension word, and places the result in the destination The high word of the destination register is unaffected.


Source:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
u	u	u	u	u	u	u	u	а	b	С	d	е	f	
	Dx													
I	Intermediate Expansion:													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	а	b	С	d	0	0	0	0	е	f	

Add Adjustment Word:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
						1	6-BIT EX	TENSIC	N					
	Destination:													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
v	v	v	v	a'	b'	C'	ď	w	w	w	w	e'	f'	
	Dy													

tion address. Source:



# Intermediate Expansion:

	-		-			-	-	-		-	-		-	2	
[	0	0	0	0	а	b	С	d	0	0	0	0	е	f	g

# Add Adjustment Word:

1	15
	16-BIT EXTENSION

Destination:

7	6	5	4	3	2	1	0				
v	v	v	v	a'	b'	C'	ď				
w	w	w	w	e'	f'	g'	h'				
	Ay										

# **Condition Codes:**

Not affected.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	0	0	0	REG	ISTER D	Dy/Ay	1	1	0	0	0	R/M	REGISTE
	16-BIT EXTENSION: ADJUSTMENT												

- If R/IVI = 0, specifies a data register.
- If R/M = 1, specifies an address register in the predecrement addressing r

R/M field—Specifies the operand addressing mode.

- 0 The operation is data register to data register.
- 1 The operation is memory to memory.

Register Dx/Ax field—Specifies the data register.

- If R/M = 0, specifies a data register.
- If R/M = 1, specifies an address register in the predecrement addressing r
- Adjustment field—Immediate data word that is added to the source Appropriate constants can be used as the adjustment to translate fro coded decimal to the desired code. The constant used for ASCII is \$ EBCDIC, \$F0F0.

# FLOATING POINT INSTRUCTIONS

This section contains information about the floating-point instructions for the MC68882, and MC68040. In this section, all references to the MC68040 do not in MC68LC040 and MC68EC040. Each instruction is described in detail, and the in descriptions are arranged in alphabetical order by instruction mnemonic.

All floating-point instructions apply to the MC68881 and MC68882 process MC68040 directly supports part of the floating-point instructions through har indirectly supports the remainder by providing special traps and/or stack frame unimplemented instructions and data types. The following identification is noted instruction title for the MC68040:

Directly Supported—(MC6888X, MC68040)

Software Supported—(MC6888X, MC68040FPSW)

For all MC68040 floating-point instructions, the coprocessor ID field must be 001.

Table 5-1 lists the floating-point instructions directly supported by the MC68040, a 5-2 lists the floating-point instructions indirectly supported.

Bee	r loaing r onn Branon Contanonany
FCMP	Floating-Point Compare
FDBcc	Floating-Point Test Condition, Decrement, and Branch
FDIV	Floating-Point Divide
FMOVE	Move Floating-Point Data Register
FMOVE	Move Floating-Point System Control Register
FMOVEM	Move Multiple Floating-Point System Data Register
FMOVEM	Move Multiple Floating-Point Control Data Register
FMUL	Floating-Point Multiply
FNEG	Floating-Point Negate
FNOP	No Operation
FRESTORE*	Restore Internal Floating-Point State*
FSAVE*	Save Internal Floating-Point State*
FScc	Set According to Floating-Point Condition
FSORT	Floating-Point Square Root
FSUB	Floating-Point Subtract
FSGLDIV	Floating-Point Single-Precision Divide
FSFLMUL	Floating-Point Single-Precision Multiply
FTRAPcc	Trap on Floating-Point Condition
FTST	Test Floating-Point Operand

\*These are privileged instructions; refer to Section 6 Supervisor (Privaleged) Instruction detailed information.

	r loading r ontri no rangont
FATANH	Floating-Point Hyperbolic Arc Tangent
FCOS	Floating-Point Cosine
FCOSH	Floating-Point Hyperbolic Cosine
FETOX	Floating-Point e <sup>x</sup>
FETOXM1	Floating-Point e <sup>x</sup> – 1
FGETEXP	Floating-Point Get Exponent
FGETMAN	Floating-Point Get Mantissa
FINT	Floating-Point Integer Part
FINTRZ	Floating-Point Integer Part, Round-to- Zero
FLOG10	Floating-Point Log10
FLOG2	Floating-Point Log2
FLOGN	Floating-Point Loge
FLOGNP1	Floating-Point Log <sub>e</sub> <sup>(x + 1)</sup>
FMOD	Floating-Point Modulo Remainder
FMOVECR	Floating-Point Move Constant ROM
FREM	Floating-Point IEEE Remainder
FSCALE	Floating-Point Scale Exponent
FSIN	Floating-Point Sine
FSINCOS	Floating-Point Simultaneous Sine and Cosine
FSINH	Floating-Point Hyperbolic Sine
FTAN	Floating-Point Tangent
FTANH	Floating-Point Hyperbolic Tangent
FTENTOX	Floating-Point 10 <sup>x</sup>
FTWOTOX	Floating-Point 2 <sup>x</sup>

Syntax:	FABS. < fmt >	< ea > ,FPn
-	FABS.X	FPm,FPn
	FABS.X	FPn
	*FrABS. < fmt >	< ea > ,FPn
	*FrABS.X	FPm,FPn
	*FrABS.X	Pn
	where r is roundin	g precision, S or D
	*Supported by MC680	040 only.

Attributes: Format = (Byte, Word, Long, Single, Quad, Extended, Packed

**Description:** Converts the source operand to extended precision (if necessary) and the absolute value of that number in the destination floating-point data register

FABS will round the result to the precision selected in the floating-point control FSABS and FDABS will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control register to the rounding precision selected in the floating-point control register to the rounding precision selected in the floating-point control register to the selected in the selected in the floating-point control register to the selected in the sele

# **Operation Table:**

		SOURCE								
DESTINATION	+	In Range	_	+	Zero	_	+	Infinity		
Result		Absolute Value			Absolute Value			Absolute Value		

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information

Quotient Byte:	Not affected.	
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> Cleared Cleared If the source is an extended denormalized number, refer to o processing in the appropriate user's cleared otherwise.
	DZ INEX2 INEX1	Cleared Cleared If < fmt > is packed, refer to o processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as (	described in exception processing: re

Accrued Exception Byte: Affected a

Affected as described in exception processing; re appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1		1	1 1	1 COPROCESSOR ID		COPROCE	SOR	0	0	0	EFFECTIVE ADDRESS		
I							0				MODE		REG
0	R/M	0		SOURCI		DESTINATI REGISTEI		-			C	OPMOD	E

- If R/M = 0, this field is unused and should be all zeros.
- If R/M = 1, this field specifies the location of the source operand. Only data addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode
Dn	000	reg. number:Dn	(xxx).W
An	_	_	(xxx).L
(An)	010	reg. number:An	# < data >
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)\*
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)
- \*This encoding will cause an unimplemented

data type exception in the MC68040 to allow emulation in software.

Destination Register field—Specifies the destination floating- point data register

Opmode field—Specifies the instruction and rounding precision.

0011000 FABS Rounding precision specified by the floating-point con register.
 1011000 FSABS Single-precision rounding specified.
 1011100 FDABS Double-precision rounding specified.

Syntax:	FACOS.X	FPm,FPn
	FACOS.X	FPn

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessar calculates the arc cosine of that number. Stores the result in the destination point data register. This function is not defined for source operands outside of the [-1...+1]; if the source is not in the correct range, a NAN is returned as the result operands bit is set in the floating- point status register. If the source is in the range, the result is in the range of  $[0...\pi]$ .

#### **Operation Table:**

	SOURCE								
DESTINATION	+ In Range	- +	Zero –	+ Infinity					
Result	Arc Cosine		+ π/2	NAN					

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

# Floating-Point Status Register:

Condition Codes:	Affected as described in 3.6.2 Conditional Testir						
Quotient Byte:	Not affected						
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source is infinity, > + 1 c cleared otherwise.					
	OVFL UNFL DZ INEX2	Cleared Cleared Cleared Refer to inexact result in the app user's manual.					
	INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.					
Accrued Exception Byte:	Affected as	described in IEEE exception and trap					

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

1	4	1	1	COPROCESSOR		0	0	0	EFFECTIVE ADD				ESS
				ID			0		MODE			F	REG
0	R/M	0		SOURCE SPECIFIER		STINATI EGISTE	-	0	0	1	1	1	

# **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

If R/M = 1, specifies the source data format:

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

Syntax:	FADD.X	FPm,FPn				
	*FrADD. < fmt >	< ea > ,FPn				
	*FrADD.X	FPm,FPn				
	where r is rounding precision, S or D					
	*Supported by MC680	040 only.				

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necessary) that number to the number contained in the destination floating-point data Stores the result in the destination floating-point data register.

FADD will round the result to the precision selected in the floating-point control FSADD and FDADD will round the result to single or double-precision, res regardless of the rounding precision selected in the floating-point control reg

# **Operation Table:**

DESTINATION		+ In Range -	+ Zero	- + Infinity
In Range	+	Add	Add	+ inf
Zero	+	Add	$\begin{array}{c} + \ 0.0 \\ 0.0^2 \\ - \ 0. \end{array}$	
Infinity	+ -	+ inf – inf	+ inf – inf	+ inf NAN <sup>‡</sup>

1. If either operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Returns + 0.0 in rounding modes RN, RZ, and RP; returns – 0.0 in RM.

3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the source and the destina opposite-signed infinities; cleared oth
	OVFL	Refer to exception processing appropriate user's manual.
	UNFL	Refer to exception processing appropriate user's manual.
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	If < fmt > is packed, refer to end processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as of priate user's	described in exception processing in th manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
4	4	4	4	1 COPROCESSOR 0 ID 0			0			EF	FECTIV	E ADDRESS	
	1					0				MODE		REGI	
0	R/M	0				STINATI	-				OPMOD	E	

# **Instruction Fields:**

Effective Address field—Determines the addressing mode for external operand If R/M = 0, this field is unused and should be all zeros.

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

\*This encoding will cause an unimplemented data type exception to allow emulation in software.

Destination Register field—Specifies the destination floating- point data register

Opmode field—Specifies the instruction and rounding precision.

- 0100010 FADD Rounding precision specified by the floating-point con register.
- 1100010 FSADD Single-precision rounding specified.
- 1100110 FDADD Double-precision rounding specified.

Syntax:	FASIN.X	FPm,FPn
	FASIN.X	FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessar calculates the arc sine of the number. Stores the result in the destination floating data register. This function is not defined for source operands outside of the result in the source is not in the correct range, a NAN is returned as the result operands bit is set in the floating- point status register. If the source is in the range, the result is in the range of  $[-\pi/2... + \pi/2]$ .

#### **Operation Table:**

	SOURCE <sup>1</sup>								
DESTINATION	+ In Range	-+	Zero	-	+ Infinity				
Result	Arc Sine	+ 0.0		- 0.0	NAN <sup>2</sup>				

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected					
Exception Byte:	BSUN	Cleared				
	SNAN	Refer to 1.6.5 Not-A-Numbers.				
	OPERR	Set if the source is infinity, > + 1 cleared otherwise				
	OVFL	Cleared				
	UNFL	Can be set for an underflow condition				
	DZ	Cleared				
	INEX2	Refer to inexact result in the ap user's manual.				
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.				
Accrued Exception Byte:	Affected as o	described in IEEE exception and trap				

ccrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2		
1	1	1	1	COF	ROCES	SOR 0		0	0		EFFECTIVE			ADDRESS	
1				ID		0	0			MODE		R	REG		
0	R/M	0	SOURCE SPECIFIER			STINATI	-	0	0	0	1	1			

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

Addressing Mode	Mode	Register	Addressing Mode	Mod
Dn*	000	reg. number:Dn	(xxx).W	111
An	-		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

If R/M = 1, this field is encoded with an M68000 family addressing mode	e as
the following table:	

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

Syntax:	FATAN.X	FPm,FPn
	FATAN.X	FPm,FPnz

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess calculates the arc tangent of that number. Stores the result in the destination point data register. The result is in the range of  $[-\pi/2... + \pi/2]$ .

#### **Operation Table:**

					SOURCE			
DESTINATION	+	In Range	-	+	Zero	_	+	Infinity
Result		Arc Tangent		+ 0.0		- 0.0	+ π/2	

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

# **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared Refer to underflow in the appropria manual.
	DZ INEX2	Cleared Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap oppropriate user's manual.

Γ	1	1	1	1	COPROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
	I	1	1	1	ID		0	0	0		MODE		R	REGI
	0	R/M	0		SOURCE PECIFIER		STINATI	-	0	0	0	1	1	C

# **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external operar If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

- R/M field—Specifies the source operand address mode.
  - 0 The operation is register to register.
  - 1 The operation is < ea > to register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)
- Destination Register field—Specifies the destination floating- point data reg M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola as set the source and destination fields to the same value.

Syntax:	FATANH.X	FPm,FPn
	FATANH.X	FPn

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessar calculates the hyperbolic arc tangent of that value. Stores the result in the de floating-point data register. This function is not defined for source operands of the range (-1...+1); and the result is equal to - infinity or + infinity if the sequal to +1 or -1, respectively. If the source is outside of the range [-1...+1] is returned as the result, and the OPERR bit is set in the floating-point status is

# **Operation Table:**

		ę	SOURCE <sup>1</sup>	
DESTINATION	+ In Range	- +	Zero –	+ Infinity
Result	Hyperbolic Arc Tangent	+ 0.0	- 0.0	NAN <sup>2</sup>

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

# Floating-Point Status Register:

Condition Codes: Affected as described in 3.6.2 Conditional Testin

Quotient Byte:

Not affected.

OPERK	Set if the source is $> + + + + + + + + + + + + + + + + + + $
	otherwise.
OVFL	Cleared
UNFL	Refer to underflow in the appropria manual.
DZ	Set if the source is equal to $+ 1$ or $-$ otherwise.
INEX2	Refer to inexact result in the ap user's manual.
INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
1	1		1		ID						MODE		F	REG
0	R/M	0		SOURCE			STINATI	-	0	0	0	1	1	

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

Addressing Mode	Mode	Register	Addressing Mode	Mod
Dn*	000	reg. number:Dn	(xxx).W	111
An	-		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

If R/M = 1, this field is encoded with an M68000 family addressing mode	e as
the following table:	

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

Assembler:	
Syntax:	FBcc. < size > , < label >

Size = (Word, Long)

**Description:** If the specified floating-point condition is met, program execution control the location (PC) + displacement. The displacement is a twos-complement in counts the relative distance in bytes. The value of the program counter calculate the destination address is the address of the branch instruction pl the displacement size is word, then a 16- bit displacement is stored in immediately following the instruction operation word. If the displacement size word, then a 32-bit displacement is stored in the two words immediately following the instruction approach in the two words immediately following the instruction approach in the two words immediately following. The conditional specifier cc selects any one of floating- point conditional tests as described in **3.6.2 Conditional Testing**.

## **Floating-Point Status Register:**

Attributes:

Condition Codes:	Not affected	
Quotient Byte:	Not affected	
Exception Byte:	BSUN	Set if the NAN condition code is secondition selected is an IEEE nonal
	SNAN	Not Affected.
	OPERR	Not Affected.
	OVF	Not Affected.
	UNFL	Not Affected.
	DZ	Not Affected.
	INEX2	Not Affected.
	INEX1	Not Affected.
Accrued Exception Byte:	The IOP bit	is set if the BSUN bit is set in the

Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the byte. No other bit is affected.

1	1	1	1	COPROCESSOR ID	0	1	SIZE	CONDITIONAL PREDICAT		
16-BIT DISPLACEMENT OR MOST SIGNIFICANT WORD OF 32-BITDISPLACEMENT										
LEAST SIGNIFICANT WORD OF 32-BIT DISPLACEMENT (IF NEEDED)										

Size field—Specifies the size of the signed displacement.

If Format = 0, then the displacement is 16 bits and is sign- extended before If Format = 1, then the displacement is 32 bits.

Conditional Predicate field—Specifies one of 32 conditional tests as defined 3-23 Floating-Point Conditional Tests.

# NOTE

When a BSUN exception occurs, the main processor takes a preinstruction exception. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FBcc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception will occur again immediately upon return to the routine that caused the exception.

## Syntax: FCMP.X FPm,FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack
- **Description:** Converts the source operand to extended precision (if necess subtracts the operand from the destination floating- point data register. The re subtraction is not retained, but it is used to set the floating-point condition described in **3.6.2 Conditional Testing**.
- **Operation Table:** The entries in this operation table differ from those of the describing most of the floating-point instructions. For each combination operand types, the condition code bits that may be set are indicated. If the r condition code bit is given and is not enclosed in brackets, then it is always name of a condition code bit is enclosed in brackets, then that bit is eith cleared, as appropriate. If the name of a condition code bit is not given, then always cleared by the operation. The infinity bit is always cleared by the instruction since it is not used by any of the conditional predicate equations. the NAN bit is not shown since NANs are always handled in the same ma described in **1.6.5 Not-A-Numbers**).

						SOURCE			
DESTINATION		+	In Range	_	+	Zero	-	+	Infinity
In Range	+	{NZ} N		none {NZ}	none N	r	none N	N N	
Zero –	+	N N		none none		_	Z NZ	N N	
Infinity	+ -	none N			none N	r	none N	Z N	

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

Quotient Byte:	Not affected	l.
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared Cleared
	DZ INEX2 INEX1	Cleared Cleared If < fmt > is packed, refer to en processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as	described in exception processing in th

Accrued Exception Byte: Affected as described in exception processing in th priate user's manual.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1	1	1	1	COPROCESSOR		OR 0 0		0		EF	FECTIVE	ADDRE	ESS	
	I	'			ID			0	0			MODE		R	REGI
	0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	0	1	1	c

- If R/IVI = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand location. Only data addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

If R/M = 1, specifies the source data format:

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)\*
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

\*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

Destination Register field—Specifies the destination floating- point data register

# Syntax: FCOS.X FPm,FPn FCOS.X FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessar calculates the cosine of that number. Stores the result in the destination floating data register. This function is not defined for source operands of  $\pm$  infinity. If the operand is not in the range of  $[-2\pi...+2\pi]$ , then the argument is reduced to we range before the cosine is calculated. However, large arguments may lose a during reduction, and very large arguments (greater than approximately  $10^{20}$ ) accuracy. The result is in the range of [-1...+1].

#### **Operation Table:**

	SOURCE <sup>1</sup>								
DESTINATION	+ In Range	- +	Zero	I	+ Infinity				
Result	Cosine		+ 1.0		NAN <sup>2</sup>				

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source operand is $\pm$ infinity otherwise.
	OVFL UNFL DZ INEX2	Cleared Cleared Cleared Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:	Affected as o	described in IEEE exception and trap

crued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2			
1	1 1					COF	COPROCESSOR		0	0	0		EF	FECTIVE	EADDRE	ESS
1				ID		0				MODE		R	REG			
0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	1	1	1			

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Ī
Dn*	000	reg. number:Dn	(xxx).W	111	Ī
An	—	—	(xxx).L	111	Ī
(An)	010	reg. number:An	# < data >	111	Ī
(An) +	011	reg. number:An			Ī
– (An)	100	reg. number:An			Ī
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	ſ
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	Ī
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	Ī
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	Ī
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	Ī

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

#### Syntax: FCOSH.X FPm,FPn FCOSH.X FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess calculates the hyperbolic cosine of that number. Stores the result in the defloating-point data register.

#### **Operation Table:**

		SOURCE								
DESTINATION	+	In Range –	+	Zero –	+	Infinity				
Result		Hyperbolic Cosine		+ 1.0		+ inf				

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## **Floating-Point Status Register:**

Condition Codes:	Affected as described in 3.6.2 Conditional Te			
Quotient Byte:	Not affected	l.		
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Refer to overflow in the appropria manual. Cleared Cleared		
	INEX2	Refer to inexact result in the ap user's manual.		
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.		
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.		

Γ	1	1	1	1 COPROC	COPROCESSOR		COPROCESSOR		0	0	0		EF	FECTIVE	ADDRE	SS
	1	1	1		ID		0	0	0		MODE		R	EGI		
	0	R/M	0		SOURCE PECIFIER		STINATI EGISTE	-	0	0	1	1	1	C		

- Coprocessor ID field—Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the floating-point copro
- Effective Address field—Determines the addressing mode for external operan If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Mode

111

111

111

111

111

111

111

111

Addressing Mode	Mode	Register	Addressing Mode
Dn*	000	reg. number:Dn	(xxx).W
An	_	—	(xxx).L
(An)	010	reg. number:An	# < data >
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)

\*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is we the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

Else  $Dn - 1 \rightarrow Dn$ If  $Dn \neq -1$ Then PC + d<sub>n</sub>  $\rightarrow$  PC Else Execute Next Instruction

Assembler Syntax: FDBcc Dn, < label >

#### Attributes: Unsized

**Description:** This instruction is a looping primitive of three parameters: a float condition, a counter (data register), and a 16-bit displacement. The instruction for the condition to determine if the termination condition for the loop has been m so, execution continues with the next instruction in the instruction stream termination condition is not true, the low-order 16 bits of the counter register decremented by one. If the result is – 1, the count is exhausted, and e continues with the next instruction. If the result is not equal to – 1, execution c at the location specified by the current value of the program counter plus the extended 16-bit displacement. The value of the program counter used in the address calculation is the address of the displacement word.

The conditional specifier cc selects any one of the 32 floating- point conditio as described in **3.6.2 Conditional Testing**.

#### Floating-Point Status Register:

Condition Codes:	Not affected	
Quotient Byte:	Not affected	
Exception Byte:	BSUN	Set if the NAN condition code is set condition selected is an IEEE nonawa
	SNAN	Not Affected.
	OPERR	Not Affected.
	OVFL	Not Affected.
	UNFL	Not Affected.
	DZ	Not Affected.
	NEX2	Not Affected.
	INEX1	Not Affected.
Accrued Exception Byte:	The IOP bit	is set if the BSUN bit is set in the e

byte. No other bit is affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	1	0	0	1	CC REC
0	0	0	0	0	0	0	0	0	0		CONI	DITIONA	L PREDICA
16-BIT DISPLACEMENT													

Count Register field—Specifies data register that is used as the counter.

Conditional Predicate field—Specifies one of the 32 floating-point conditional described in **3.6.2 Conditional Testing**.

Displacement field—Specifies the branch distance (from the address of the in plus two) to the destination in bytes.

## NOTE

The terminating condition is like that defined by the UNTIL loop constructs of high-level languages. For example: FDBOLT can be stated as "decrement and branch until ordered less than".

There are two basic ways of entering a loop: at the beginning or by branching to the trailing FDBcc instruction. If a loop structure terminated with FDBcc is entered at the beginning, the control counter must be one less than the number of loop executions desired. This count is useful for indexed addressing modes and dynamically specified bit operations. However, when entering a loop by branching directly to the trailing FDBcc instruction, the count should equal the loop execution count. In this case, if the counter is zero when the loop is entered, the FDBcc instruction does not branch, causing a complete bypass of the main loop.

When a BSUN exception occurs, a preinstruction exception is taken by the main processor. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FDBcc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception will occur again immediately upon return to the routine that caused the exception.

FDIV.X FPm,FPn
*FrDIV. < fmt > < ea > ,FPn
*FrDIV.X FPm,FPn
where r is rounding precision, S or D
*Supported by MC68040 only

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessary) and that number into the number in the destination floating-point data register. St result in the destination floating-point data register.

FDIV will round the result to the precision selected in the floating-point control FSDIV and FDDIV will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision selected in the floating-point control register the rounding precision select

## **Operation Table:**

					9	SOURCE <sup>1</sup>			
DESTINATION		+	In Range	-	+	Zero	-	+	Infinity
In Range	+		Divide		+ inf <sup>2</sup> – inf <sup>2</sup>		– inf <sup>2</sup> + inf <sup>2</sup>	+ 0.0 - 0.0	-
Zero		+ 0.0 - 0.0		+ 0.0 + 0.0		NAN <sup>3</sup>		+ 0.0 - 0.0	-
Infinity		+ inf – inf		– inf + inf			– inf + inf		NAN‡

NOTES:

- 1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.
- 2. Sets the DZ bit in the floating-point status register exception byte.
- 3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set for 0 ÷ 0 or infinity ÷ infinity otherwise.
	OVFL	Refer to exception processing appropriate user's manual.
	UNFL	Refer to exception processing appropriate user's manual.
	DZ	Set if the source is zero and the des in range; cleared otherwise.
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as of priate user's	described in exception processing in t manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	4	4	4	COF	COPROCESSOR			0	0		EFI	FECTIVE	ADDRES
I		1	1		ID		0	0			MODE		REG
0	R/M	0		SOURCE PECIFIER			STINATI	-		•	(	OPMODI	E

- If R/IVI = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand location. Only data addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register
Dn*	000	reg. number:Dn
An	_	_
(An)	010	reg. number:An
(An) +	011	reg. number:An
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An
(bd,An,Xn)	110	reg. number:An
([bd,An,Xn],od)	110	reg. number:An
([bd,An],Xn,od)	110	reg. number:An

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

If R/M = 1, specifies the source data format:

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)\*
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

\*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

0100000	FDIV	Rounding precision specified by the floating- point control register.
1100000	FSDIV	Single-precision rounding specified.
1100100	FDDIV	Double-precision rounding specified.

Syntax:	FETOX.X FPm,FPn
Syntax:	FETOX.X FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessa calculates e to the power of that number. Stores the result in the destination point data register.

#### **Operation Table:**

		SOURCE									
DESTINATION	+ In	Range		+	Zero	_	+	Infinity			
Result		e <sup>x</sup>			+ 1.0		+ inf	-			

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

## **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin				
Quotient Byte:	Not affected	l.				
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared				
	OVFL	Refer to overflow in the appropriat manual.				
	UNFL	Refer to underflow in the appropriat manual.				
	DZ	Cleared				
	INEX2	Refer to inexact result in the appruser's manual.				
	INEX1	If < fmt > is packed, refer to inexact i decimal input in the appropriate manual; cleared otherwise.				
Accrued Exception Byte:	Affected as described in IEEE exception and trability in the appropriate user's manual.					

	1	1	1	1	COPROCESSOR ID		0	0	0	EFFECTIV		FECTIVE	ADDRESS	
L											MODE		R	EG
	0	R/M	0		SOURCE SPECIFIER		DESTINATION REGISTER		0	0	0	1	1	

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

Source Specifier Field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

Syntax:	FETOXM1.X FPm,FPn
	FETOXM1.X FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess calculates e to the power of that number. Subtracts one from the value and s result in the destination floating-point data register.

#### **Operation Table:**

		SOURCE									
DESTINATION	+	In Range	-	+	Zero	_	+	Infinity			
Result		e <sup>x</sup> – 1		+ 0.0		- 0.0	+ inf				

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

# **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Cleared
	OVFL	Refer to overflow in the appropria manual.
	UNFL	Refer to underflow in the appropria manual.
	DZ	Cleared
	INEX2	Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

Γ	1	1	1	1	COPROCESSOR		0	0	0	EFFECTIVI			ADDRESS	
	I	1	1	1	ID			U	0		MODE		R	REGI
	0	R/M	0		SOURCE PECIFIER		STINATI	-	0	0	0	1	1	C

- Coprocessor ID field—Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external operan If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

MC

Source Specifier Field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is we the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

# Syntax: FGETEXP.X FPm,FPn FGETEXP.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessare extracts the binary exponent. Removes the exponent bias, converts the exponent extended-precision floating- point number, and stores the result in the de floating- point data register.

#### **Operation Table:**

		SOURCE <sup>1</sup>								
DESTINATION	+	In Range	—	+	Zero	—	+ Ir	nfinity		
Result		Exponent		+ 0.0		- 0.0	N	NAN <sup>2</sup>		

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

#### Floating-Point Status Register:

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin				
Quotient Byte:	Not affected	l.				
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ INEX2 INEX1	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source is ± infinity; otherwise. Cleared Cleared Cleared Cleared If < fmt > is packed, refer to inexact in decimal input in the appropriate				
		manual; cleared otherwise.				
Accrued Exception Byte:	Affected as described in IEEE exception and trap bility in the appropriate user's manual.					

1	1	1	1	COPROCESSOR ID		0	0	0	EFFECTIV		FECTIVE	1	
									MODE			R	REG
0	R/M	0		SOURCE SPECIFIER		STINATI EGISTE	-	0	0	1	1	1	

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is written the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

# Syntax: FGETMAN.X FPm,FPn FGETMAN.X FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess extracts the mantissa. Converts the mantissa to an extended-precision v stores the result in the destination floating-point data register. The result is in [1.0...2.0] with the sign of the source mantissa, zero, or a NAN.

#### **Operation Table:**

		SOURCE <sup>1</sup>							
DESTINATION	+	In Range –	- +	Zero	-	+ Infinity			
Result		Mantissa	+ 0.0		- 0.0	NAN <sup>2</sup>			

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

#### Floating-Point Status Register:

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	l.
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ INEX2	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source is ± infinity; otherwise. Cleared Cleared Cleared Cleared
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

Γ	1	1	1	1	COPROCESSOR		0	0	0		EF	FECTIVE	ADDRE	ESS
	I	1	I	1	ID		0	0	0		MODE		F	REGI
	0	R/M	0				STINATI	-	0	0	1	1	1	1

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external operar If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data reg M = 0 and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

Syntax:	FINT.X FPm,FPn
-	FINT.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessary), the integer part, and converts it to an extended-precision floating-point number the result in the destination floating-point data register. The integer part is extra rounding the extended-precision number to an integer using the current rounding selected in the floating-point control register mode control byte. Thus, the integer returned is the number that is to the left of the radix point when the exponent after rounding. For example, the integer part of 137.57 is 137.0 for the round and round-to-negative infinity modes and 138.0 for the round-to-nearest and r positive infinity modes. Note that the result of this operation is a floating-point of the round to the result of the result of the round to the round to the round to the result of the result of the round-to-nearest and r positive infinity modes. Note that the result of this operation is a floating-point of the round to the result of the result of the round to the round to the round to the result of the round to the round to the round to the round to the result of the round to the

#### **Operation Table:**

	SOURCE							
DESTINATION	+ In Range	- +	Zero	- +	Infinity			
Result	Integer	+ 0.0	- C	).0	+ inf – inf			

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

Quotient Byte:	Not affected	l.
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Cleared
	OVFL	Cleared
	UNFL	Cleared
	DZ	Cleared
	INEX2	Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:	Affected as	described in IEEE exception and trap

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	PROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
I					ID						MODE		R	REG
0	R/M	0		SOURCI		1	STINATI	-	0	0	0	0	0	

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	
Dn*	000	reg. number:Dn	(xxx).W	111	
An	_	—	(xxx).L	111	
(An)	010	reg. number:An	# < data >	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

Syntax:	FINTRZ.X FPm,FPn
	FINTRZ.X FPn

## Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess extracts the integer part and converts it to an extended-precision floating-point Stores the result in the destination floating-point data register. The integer extracted by rounding the extended-precision number to an integer using the zero mode, regardless of the rounding mode selected in the floating-point register mode control byte (making it useful for FORTRAN assignments). integer part returned is the number that is to the left of the radix point exponent is zero. For example, the integer part of 137.57 is 137.0; the integer 0.1245 x 102 is 12.0. Note that the result of this operation is a floating-point of the selected is the number that is to the left of the radix point of the number that the result of this operation is a floating-point of the result of the result of the radix point of the number that the result of the radix point of the number that the result of the radix point of the number that the result of the radix point of the number that the result of the radix point of the number that the result of the number that is a floating-point of the number that the result of the number that the result of the number that is a floating-point of the number that the result of the number that is a floating-point of the number that the result of the number that is a floating-point of the number that the result of the number that is a floating-point of the number that the result of the number that is a floating-point of the number that the result of the number that the number that

#### **Operation Table:**

	SOURCE							
DESTINATION	+ In Range -	+	Zero –	+ Infinity				
Result	Integer, Forced Round-to- Zero	+ 0.0	- 0.0	+ inf				

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

Quotient Byte:	Not affected				
Exception Byte:	BSUN SNAN OPERR OVFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared			
	UNFL DZ INEX2	Cleared Cleared Refer to inexact result in the app user's manual.			
	INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.			
Accrued Exception Byte:	Affected as described in IEEE exception and tr				

Accrued Exception Byte: Affected as described in IEEE exception and trap of bility in the appropriate user's manual.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
ſ	1	1	1	1	COF	ROCES	SOR		0	0	EFFECTIVE ADDRESS						
			ID		0	0	0	MODE RE			EGI						
	0	R/M	0		SOURCE SPECIFIER					STINATI	-	0	0	0	0	0	1

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the float coprocessor. the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If RM = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)
- Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is we the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

Syntax:	FLOG10.X FPm,FPn				
-	FLOG10.X FPn				

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Convert the source operand to extended precision (if necessa calculates the logarithm of that number using base 10 arithmetic. Stores the the destination floating-point data register. This function is not defined for inpulses than zero.

#### **Operation Table:**

	SOURCE <sup>1</sup>					
DESTINATION	+	In Range –	+	Zero –	+	Infinity
Result	Log <sub>10</sub>	NAN <sup>2</sup>		– inf <sup>3</sup>	+ inf	Ν

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

3. Sets the DZ bit in the floating-point status register exception byte.

#### Floating-Point Status Register:

Condition Codes:	Affected as described in <b>3.6.2 Conditional Testir</b> Not affected.			
Quotient Byte:				
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source operand is < 0; otherwise.		
	OVFL UNFL DZ INEX2	Cleared Cleared Set if the source is $\pm$ 0; cleared other Refer to inexact result in the app user's manual.		
	INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.		
Accrued Exception Byte:	ccrued Exception Byte: Affected as described in IEEE exception			

ccrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

1	1	1 1 1 COPROCESSOR		SOR	0	0	0	EFFECTIVE					
				ID					MODE			REC	
0	R/M	0		SOURCE SPECIFIER		STINATI EGISTE	-	0	0	1	0	1	

# **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

Syntax:	FLOG2.X FPm,FPn
	FLOG2.X FPn

- Format = (Byte, Word, Long, Single, Double, Extended, Pack Attributes:
- Description: Converts the source operand to extended precision (if necess calculates the logarithm of that number using base two arithmetic. Stores the the destination floating- point data register. This function is not defined for ing less than zero.

#### **Operation Table:**

		SOURCE <sup>1</sup>				
DESTINATION	+	In Range –	+	Zero	- +	Infinity
Result	Log <sub>2</sub>	NAN <sup>2</sup>		– inf <sup>3</sup>	+	inf

NOTES:

- 1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
- 2. Sets the OPERR bit in the floating-point status register exception byte.
- 3. Sets the DZ bit in the floating-point status register exception byte.

# **Floating-Point Status Register:**

Condition Codes:	Affected as described in 3.6.2 Conditional Test					
Quotient Byte:	Not affected	l.				
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ INEX2	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source is < 0; cleared othe Cleared Cleared Set if the source is $\pm$ 0; cleared othe Refer to inexact result in the ap user's manual.				
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.				
Accrued Exception Byte:	Affected as	described in IEEE exception and trap				

bility in the appropriate user's manual.

MOTOROLA

1	1	1	1	COPROCESSOR ID		0	0	0	EFFECTIVE ADDRESS				
I		I								MODE		F	REGI
0	R/M	0		SOURCE PECIFIER		STINATI	-	0	0	1	0	1	1

# **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exec instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
- Effective Address field—Determines the addressing mode for external operan If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

MC

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is we the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

# Syntax: FLOGN.X FPm,FPn FLOGN.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessar calculates the natural logarithm of that number. Stores the result in the de floating-point data register. This function is not defined for input values less that

#### **Operation Table:**

ſ					SOURCE <sup>1</sup>		
	DESTINATION	+	In Range –	+	Zero –	+	Infinity
	Result	ln(x)	NAN <sup>2</sup>		– inf <sup>3</sup>	+ inf	N

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

3. Sets the DZ bit in the floating-point status register exception byte.

# Floating-Point Status Register:

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin
Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source operand is < 0; otherwise.
	OVFL UNFL	Cleared Cleared
	DZ INEX2	Set if the source is $\pm$ 0; cleared other Refer to inexact result in the appr user's manual.
	INEX1	If < fmt > is packed, refer to inexact i decimal input in the appropriate manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap of a propriate user's manual.

1	1	1 1 1 COPROCESSOR		SOR	0	0	0	EFFECTIVE					
				ID					MODE			REC	
0	R/M	0		SOURCE SPECIFIER		STINATI EGISTE	-	0	0	1	0	1	

# **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

Syntax:	FLOGNP1.X FPm,FPn
	FLOGNP1.X FPn

# Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necessary), to that value, and calculates the natural logarithm of that intermediate result. S result in the destination floating-point data register. This function is not defined values less than – 1.

#### **Operation Table:**

		SOURCE <sup>1</sup>						
DESTINATION	+	In Range	e –	+	Zero	-	+	Infinity
Result	ln(x + 1	) Ir	n(x + 1) <sup>2</sup>	+ 0.0		- 0.0	+ inf	Ν

NOTES:

- 1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
- If the source is 1, sets the DZ bit in the floating-point status register exception byte and returns a NAN. If the source is < – 1, sets the OPERR bit in the floating-point status register exception byte and returns a NAN.
- 3. Sets the OPERR bit in the floating-point status register exception byte.

# Floating-Point Status Register:

Condition Codes:Affected as described in 3.6.2 Conditional TestiQuotient Byte:Not affected.

OPERK	otherwise. $C = 0$
OVFL	Cleared
UNFL	Refer to underflow in the appropriat manual.
DZ	Set if the source operand is – 1; otherwise
INEX2	Refer to inexact result in the appression of the appression of the second secon
INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap of bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1										
1	1	1	1	COPROCESSOR		1 COPRC	COPROCESSOR		SOR 0		SOR 0		SOR 0	SOR	SOR 0		DR 0		0		EF	FECTIVE	EADDRE	ESS
I	1		0			MODE		R	EGI															
0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	0	0	1	1										

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the float coprocessor. the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)
- Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, then the input of taken from the specified floating-point data register, and the result is we the same register. If the single register syntax is used, Motorola assent the source and destination fields to the same value.

# Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessal calculates the modulo remainder of the number in the destination floating-point register, using the source operand as the modulus. Stores the result in the de floating-point data register and stores the sign and seven least significant bi quotient in the floating-point status register quotient byte (the quotient is the FPn ÷ Source). The modulo remainder function is defined as:

where  $N = INT(FPn \div Source)$  in the round-to-zero mode.

The FMOD function is not defined for a source operand equal to zero or for a deoperand equal to infinity. Note that this function is not the same as the FREM insiwhich uses the round-to-nearest mode and thus returns the remainder that is req the IEEE *Specification for Binary Floating-Point Arithmetic*.

# **Operation Table:**

		SOURCE <sup>1</sup>					
DESTINATION		+ In Range –	+ Zero# –	+ Infinity			
In Range	+ -	Modulo Remainder	NAN <sup>2</sup>	FPn <sup>3</sup>			
Zero	+ -	+ 0.0 - 0.0	NAN <sup>2</sup>	+ 0.0 - 0.0			
Infinity	+ -	NAN <sup>2</sup>	NAN <sup>2</sup>	NAN <sup>2</sup>			

NOTES:

- 1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
- 2. Sets the OPERR bit in the floating-point status register exception byte.
- 3. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded

Quotient Byte:	quotient (FF	the sign and least significant seven l n ÷ Source). The sign of the quotie R of the sign bits of the source and de		
Exception Byte:	BSUN	Cleared		
	SNAN	Refer to 1.6.5 Not-A-Numbers.		
	OPERR	Set if the source is zero or the design infinity; cleared otherwise.		
	OVFL	Cleared		
	UNFL	Refer to underflow in the appropria manual.		
	DZ	Cleared		
	INEX2	Refer to inexact result in the ap user's manual.		
	INEX1 If < fmt > is packed, in the ap manual for inexact result on cleared otherwise.			
Accrued Exception Byte:		described in IEEE exception and trap uppropriate user's manual.		

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2														
ſ	1	1	1	1	COPROCESSOR		COPROCESSOR		COPROCESSOR		SOR										0		0		EF	FECTIVE	ADDRE	ESS
		1	'		1		ID		0		0		MODE		F	REG												
	0	R/M	0		SOURCE			STINATI EGISTE	-	0	1	0	1	1														

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist

Syntax:	FMOVE. < fmt > FPm, < ea >	
	FMOVE.P FPm, < ea > {Dn}	
	FMOVE.P FPm, < ea > {k}	
	*FrMOVE. < fmt > < ea > ,FPn	
	where r is rounding precision, S or D	
	*Supported by MC68040 only	

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Moves the contents of the source operand to the destination Although the primary function of this instruction is data movement, it is also co an arithmetic instruction since conversions from the source operand form destination operand format are performed implicitly during the move operat the source operand is rounded according to the selected rounding precision and

Unlike the MOVE instruction, the FMOVE instruction does not support a memory format. For such transfers, it is much faster to utilize the MOVE instruction transfer the floating- point data than to use the FMOVE instruction. The instruction only supports memory-to-register, register-to- register, and register format is byte, word, long, or single). The memory-to-register and register operation uses a command word encoding distinctly different from that the register-to-memory operation; these two operation classes are descributed.

Memory-to-Register and Register-to-Register Operation: Converts the source to an extended-precision floating-point number (if necessary) and stores destination floating-point data register. MOVE will round the result to the selected in the floating-point control register. FSMOVE and FDMOVE will r result to single or double precision, respectively, regardless of the rounding selected in the floating-point control register. Depending on the source data for the rounding precision, some operations may produce an inexact result. In the table, combinations that can produce an inexact result are marked with a dot other combinations produce an exact result.

Single		•	•	•	•
Double				•	•
Extended					•

# Floating-Point Status Register ( < ea > to Register):

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin
Quotient Byte:	Not affected	i.
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers.</b> Cleared Cleared Refer to exception processing appropriate user's manual if the sour extended-precision denormalized cleared otherwise.
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual if < fmt > i X; cleared otherwise.
	INEX1	Refer to exception processing appropriate user's manual if < fmt cleared otherwise.
Accrued Exception Byte:	Affected as priate user's	described in exception processing in th s manual.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	4	1	1	COF	PROCES	SOR	0	0	0	EFFECTIVE ADDRESS			
	I	'	1	1	ID			0				MODE		REG
	0	R/M	0		SOURCE PECIFIER			STINATI	-			(	OPMOD	E

# **Instruction Fields:**

Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.

If R/M = 1, specifies the location of the source operand. Only data addressin can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)\*
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

\*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

Destination Register field—Specifies the destination floating- point data regist

Opmode field—Specifies the instruction and rounding precision.

0000000	FMOVE	Rounding precision specified by the floating-point control register.
1000000	FSMOVE	Single-precision rounding specified.
1000100	FDMOVE	Double-precision rounding specified.

**Register-to-Memory Operation:** Rounds the source operand to the size of the sidestination format and stores it at the destination effective address. If the form destination is packed decimal, a third operand is required to specify the form resultant string. This operand, called the k-factor, is a 7-bit signed integring complement) and may be specified as an immediate value or in an integrigister. If a data register contains the k-factor, only the least significant seven used, and the rest of the register is ignored.

Quotient Byte:	Not affected	I.
Exception Byte:	BSUN	Cleared
< fmt > is B, W, or L	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the source operand is infinity destination size is exceeded after ca and rounding; cleared otherwise.
	OVFL	Cleared
	UNFL	Cleared
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	Cleared
< fmt > is S, D, or X	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers
	OVFL	Refer to exception processing appropriate user's manual.
	UNFL	Refer to exception processing appropriate user's manual.
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	Cleared
< fmt > is P	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the k-factor > + 17 or the mag the decimal exponent exceeds thr cleared otherwise.
	OVFL	Cleared
	UNFL	Cleared
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	Cleared
Accrued Exception Byte:	Affected as priate user's	described in exception processing in t manual.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	1	1	1	COP	COPROCESSOR	1	0	0	0	EFFECTIVE ADDRES				
					ID							MODE		REGI
ſ	0	1	1	DESTINATION			SOURCE				ĸ	-FACTC	R	
	0	I	I		FORMA	Т	F	REGISTE	R			(IF	REQUIF	RED)

# **Instruction Fields:**

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	—
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—

\*Only if < fmt > is byte, word, long, or single.

Destination Format field—Specifies the data format of the destination operand

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real with Static k-Factor (P{#k})\*
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)
- 111 Packed-Decimal Real with Dynamic k-Factor (P{Dn})\*
- \*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

of the decimal string. For any other destination format, this field should all zeros. For a static k-factor, this field is encoded with a twos-con integer where the value defines the format as follows:

 - 64 to 0—Indicates the number of significant digits to the right of the point (FORTRAN "F" format).

+ 1 to + 17—Indicates the number of significant digits in the mantis TRAN "E" format).

+ 18 to + 63—Sets the OPERR bit in the floating-point status register  $\phi$  byte and treated as + 17.

The format of this field for a dynamic k-factor is:

# rrr0000

where "rrr" is the number of the main processor data register that contains th value.

The following table gives several examples of how the k-factor value affects t of the decimal string that is produced by the floating-point coprocessor. The the string that is generated is independent of the source of the k-factor dynamic).

k- Factor	Source Operand Value	Destination String
- 5	+ 12345.678765	+ 1.234567877E + 4
- 3	+ 12345.678765	+ 1.2345679E + 4
- 1	+ 12345.678765	+ 1.23457E + 4
0	+ 12345.678765	+ 1.2346E + 4
+ 1	+ 12345.678765	+ 1.E + 4
+ 3	+ 12345.678765	+ 1.23E + 4
+ 5	+ 12345.678765	+ 1.2346E + 4

Assembler	FMOVE.L < ea > ,FPCR
Syntax:	FMOVE.L FPCR, < ea >

Attributes: Size = (Long)

**Description:** Moves the contents of a floating-point system control register (floating control register, floating-point status register, or floating-point instruction register) to or from an effective address. A 32-bit transfer is always performed though the system control register may not have 32 implemented bits. Unimple bits of a control register are read as zeros and are ignored during writes (must for compatibility with future devices). For the MC68881, this instruction does n pending exceptions (other than protocol violations) to be reported. Furthermore to the floating-point control register exception enable byte or the floating-point register exception, regardles value written.

Floating-Point Status Register: Changed only if the destination is the floating-point register, in which case all bits are modified to reflect the value of the source of

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	PROCES	SOR	0	0	0	EFFECTIVE /			ADDRE	SS
I	1	1	'	ID		0	0	0		MODE		R	EGI	
1	0	dr		EGISTER SELECT		0	0	0	0	0	0	0	0	C

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An*	001	reg. number:An	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

Effective Address field—(Memory-to-Register) All addressing modes can be listed in the following table:

\*Only if the source register is the floating-point instruction address register.

Effective Address field—(Register-to-Memory) Only alterable addressing m be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An*	001	reg. number:An	(xxx).L	111
(An)	010	reg. number:An	# < data >	—
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	—

\*Only if the source register is the floating-point instruction address register.

- 1 From the specified system control register to < ea >.

Register Select field—Specifies the system control register to be moved: 100 Floating-Point Control Register

- 010 Floating-Point Status Register
- 001 Floating-Point Instruction Address Register

Syntax:	FMOVECR.X	# < ccc > ,FPn
---------	-----------	----------------

#### **Attributes:** Format = (Extended)

**Description:** Fetches an extended-precision constant from the floating- point cop on-chip ROM, rounds the mantissa to the precision specified in the float control register mode control byte, and stores it in the destination floating-pregister. The constant is specified by a predefined offset into the constant F values of the constants contained in the ROM are shown in the offset table a of this description.

# **Floating-Point Status Register:**

Condition Codes:	Affected as described in 3.6.2 Conditional Tes			
Quotient Byte:	Not affected			
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ INEX2	Cleared Cleared Cleared Cleared Cleared Cleared Refer to inexact result in the ap user's manual. Cleared		
Accrued Exception Byte:		described in IEEE exception and trap		

bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0	0	0	0	0	
0	1	0	1	1	1		STINATI	-			RC	M OFFS	SET	

instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Destination Register field—Specifies the destination floating- point data regist

ROM Offset field—Specifies the offset into the floating-point coprocessor constant ROM where the desired constant is located. The offsets for the a constants are as follows:

# Offset Constant

•••••	
\$00	π
\$0B	Log <sub>10</sub> (2)
\$0C	е
\$0D	Log <sub>2</sub> (e)
\$0E	Log <sub>10</sub> (e)
\$0F	0.0
\$30	1n(2)
\$31	1n(10)
\$32	100
\$33	10 <sup>1</sup>
\$34	10 <sup>2</sup>
\$35	10 <sup>4</sup>
\$36	10 <sup>8</sup>
\$37	10 <sup>16</sup>
\$38	10 <sup>32</sup>
\$39	10 <sup>64</sup>
\$3A	10 <sup>128</sup>
\$3B	10 <sup>256</sup>
\$3C	10 <sup>512</sup>
\$3D	10 <sup>1024</sup>
\$3E	10 <sup>2048</sup>
\$3F	10 <sup>4096</sup>

The on-chip ROM contains other constants useful only to the on- chip microcitines. The values contained at offsets other than those defined above are reset the use of Motorola and may be different on various mask sets of the floatic coprocessor. These undefined values yield the value 0.0 in the M68040FPSP

MC

Assembler	FMOVEM.X < list > , < ea >
Syntax:	FMOVEM.X Dn, < ea > FMOVEM.X < ea > , < list > FMOVEM.X < ea > ,Dn
Attributes:	Format = (Extended)

**Description:** Moves one or more extended-precision numbers to or from a list or point data registers. No conversion or rounding is performed during this operative floating-point status register is not affected by the instruction. For the MC6 instruction does not cause pending exceptions (other than protocol violation reported. Furthermore, a write to the floating-point control register exception byte or the floating-point status register exception status byte connot generate exception, despite the value written.

Any combination of the eight floating-point data registers can be transferred selected registers specified by a user- supplied mask. This mask is an 8-bit where each bit corresponds to one register; if a bit is set in the mask, that is moved. The register select mask may be specified as a static value contain instruction or a dynamic value in the least significant eight bits of an integer ister (the remaining bits of the register are ignored).

FMOVEM allows three types of addressing modes: the control modes, the ment mode, or the postincrement mode. If the effective address is one of the addressing modes, the registers are transferred between the processor and starting at the specified address and up through higher addresses. The ord transfer is from FP0 – FP7.

address register and down through lower addresses. Before each register is sto address register is decremented by 12 (the size of an extended-precision nu memory) and the floating-point data register is then stored at the resultant a When the operation is complete, the address register points to the image of floating- point data register stored. The order of the transfer is from FP7 – FP

If the effective address is the postincrement mode, only a memory- to-register tion is allowed. The registers are loaded starting at the specified address through higher addresses. After each register is stored, the address register mented by 12 (the size of an extended-precision number in memory). When t ation is complete, the address register points to the byte immediately follow image of the last floating-point data register loaded. The order of the transf same as for the control addressing modes: FP0 – FP7.

Floating-Point Status Register: Not Affected. Note that the FMOVEM instruction the only mechanism for moving a floating- point data item between the floati unit and memory without performing any data conversions or affecting the code and exception status bits.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIV	E ADDRESS
	I	'	1	1		ID		0	U	0		MODE		REGI
	1	1	dr	MC	DE	0	0	0				REGIST	ER LIST	ŕ

# **Instruction Format:**

Effective Address field—(Memory-to-Register) Only control addressing mode postincrement addressing mode can be used as listed in the following t

Addressing Mode	Mode	Register	]	Addressing Mode	Mode
Dn	—			(xxx).W	111
An	—			(xxx).L	111
(An)	010	reg. number:An		# < data >	_
(An) +	011	reg. number:An			
– (An)	—				
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An		([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)	111

Effective Address field—(Register-to-Memory) Only control alterable at modes or the predecrement addressing mode can be used as list following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_	—	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	_	—		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_

- 1 Move the listed registers from the floating-point unit to memory.

Mode field—Specifies the type of the register list and addressing mode.

- 00 Static register list, predecrement addressing mode.
- 01 Dynamic register list, predecrement addressing mode.
- 10 Static register list, postincrement or control addressing mode.
- 11 Dynamic register list, postincrement or control addressing mode.

# **Register List field:**

Static list—contains the register select mask. If a register is to be moved, th sponding bit in the mask is set as shown below; otherwise it is clear.

Dynamic list—contains the integer data register number, rrr, as listed in the f table:

List Type	Register List Format							
Static, – (An)	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
Static, (An) + , or Control	FP0	FP1	FP2	FP3	FP4	FP5	FP6	FP7
Dynamic	0	r	r	r	0	0	0	0

The format of the dynamic list mask is the same as for the static list and is control in the least significant eight bits of the specified main processor data register.

Programming Note: This instruction provides a very useful feature, dynamic reg specification, that can significantly enhance system performance. If the conventions used for procedure calls utilize the dynamic register list feat number of floating-point data registers saved and restored can be reduced.

To utilize the dynamic register specification feature of the FMOVEM instructi the calling and the called procedures must be written to communicate info about register usage. When one procedure calls another, a register mask passed to the called procedure to indicate which registers must not be alter return to the calling procedure. The called procedure then saves only those that are modified and are already in use. Several techniques can be used to us mechanism, and an example follows. dure. Bits 15 - 8 identify the registers in the order FP0 – FP7, and bits 7 – 0 ic registers in the order FP7 – FP0 (the two masks are required due to the differ fer order used by the predecrement and postincrement addressing modes). used by the calling procedure consists of simply moving the mask (which is g at compile time) for the floating-point data registers currently in use into D7:

Calling procedure...

MOVE.W	#ACTIVE,D7	Load the list of FP registers that a in use.
BSR	PROC_2	

The entry code for all other procedures computes two masks. The first mask the registers in use by the calling procedure that are used by the called proce therefore saved and restored by the called procedure). The second mask ide registers in use by the calling procedure that are used by the called proce therefore not saved on entry). The appropriate registers are then stored alon two masks:

Called procedure...

e registers.
oubly-used
ot saved act

If the second procedure calls a third procedure, a register mask is passed to procedure that indicates which registers must not be altered by the third p This mask identifies any registers in the list from the first procedure that were by the second procedure, plus any registers used by the second procedure not be altered by the third procedure. Nested calling sequence...

MOVE.W	UNSAVED (A7),D7	Load the list of active registers not
	saved at entry.	
OR.W	#WILL_USE,D7	Combine with those active at this t
BSR	PROC_3	

Upon return from a procedure, the restoration of the necessary registers fol same convention, and the register mask generated during the save operation is used to restore the required floating-point data registers:

Return to caller...

ADDQ.L	#2,A7	Discard the list of registers not sav
MOVE.B	(A7) + ,D7 use byte).	Get the saved register list (pop wo
FMOVEM	(A7) + ,D7	Restore the registers.
*		
*		
RTS		Return to the calling routine.

Assembler Syntax:	FMOVEM.L < list > , < ea > FMOVEM.L < ea > , < list >
Attributes:	Size = (Long)

**Description:** Moves one or more 32-bit values into or out of the specified syster registers. Any combination of the three system control registers may be spectregisters are always moved in the same order, regardless of the address used; the floating-point control register is moved first, followed by the float status register, and the floating-point instruction address register is moved register is not selected for the transfer, the relative order of the transfer of registers is the same. The first register is transferred between the floating-point the specified address, with successive registers located up through higher active order of the specified address.

For the MC68881, this instruction does not cause pending exceptions (other tocol violations) to be reported. Furthermore, a write to the floating-point con ter exception enable byte or the floating-point status register exception st connot generate a new exception, despite the value written.

When more than one register is moved, the memory or memory- alterable at modes can be used as shown in the addressing mode tables. If the address is predecrement, the address register is first decremented by the total size of ister images to be moved (i.e., four times the number of registers), and then ters are transferred starting at the resultant address. For the postincrement at mode, the selected registers are transferred to or from the specified address the address register is incremented by the total size of the register images tralf a single system control register is selected, the data register direct address may be used; if the only register selected is the floating-point instruction address register is selected, the opcode generated is the same as for the FMOVE sing control register instruction. register image.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1	1	1	1 1	COF	ROCES	SOR 0		0	0	EFFECTIVE ADDR			ESS	
	1					ID						MODE		R	EGI
	1	0	dr	F	REGISTER LIST		0	0	0	0	0	0	0	0	C

# **Instruction Fields:**

Effective Address field—Determines the addressing mode for the operation.

Memory-to-Register—Only control addressing modes or the postin addressing mode can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An**	001	reg. number:An	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if a single floating-point instruction address register, floating-point status register, o floating-point control register is selected.

\*\*Only if the floating-point instruction address register is the single register selected.

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An**	001	reg. number:An	(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	—
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_

\*Only if a single floating-point control register is selected.

\*\*Only if the floating-point instruction address register is the single register selected.

- dr field-Specifies the direction of the transfer.
  - 0 Move the listed registers from memory to the floating-point unit.
  - 1 Move the listed registers from the floating-point unit to memory.
- Register List field—Contains the register select mask. If a register is to be m corresponding bit in the list is set; otherwise, it is clear. At least one register specified.

Bit Number	Register				
12	Floating-Point Control Register				
11	Floating-Point Status Register				
10	Floating-Point Instruction Address Register				

Syntax:	FMUL.X FPm,FPn	
	*FrMUL < fmt > < ea > ,FPn	
	*FrMUL.X FPm,FPn	
	where r is rounding precision, S or D	
	*Supported by MC68040 only	

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessar multiplies that number by the number in the destination floating-point data Stores the result in the destination floating-point data register.

FMUL will round the result to the precision selected in the floating-point control FSMUL and FDMUL will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

# **Operation Table:**

			SOURCE <sup>1</sup>							
DESTINATION		+	In Range	_	+	Zero	-	+	Infinity	
In Range	+ -		Multiply		+ 0.0 - 0.0		-0.0 +0.0	+ inf – inf		
Zero	+ -	+ 0.0 - 0.0		-0.0 +0.0	+ 0.0 - 0.0		-0.0 +0.0		NAN <sup>2</sup>	
Infinity	+ -	+ inf – inf		−inf + inf		NAN <sup>2</sup>		+ inf – inf		

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	d.
Exception Byte:	BSUN SNAN OPERR OVFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set for 0 x infinity; cleared otherwise Refer to exception processing appropriate user's manual.
	UNFL DZ	Refer to exception processing appropriate user's manual. Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	If < fmt > is packed, refer to or processing in the appropriate user's cleared otherwise.
	A ( ( ) )	

Accrued Exception Byte: Affect

Affected as described in exception processing in t priate user's manual.

# **Instruction Format:**

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	COF	PROCES	SOR	0	0	0	EFFECTIVE ADDRESS			
	1		'		ID		0	0	0		MODE		REG	
	0	R/M	0		SOURCE SPECIFIER			STINATI	-			C	OPMOD	E

- If R/M = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand location. Only data addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

\*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

MC

0100011	FMUL	Rounding precision specified by the floating-point control register.
1100011	FSMUL	Single-precision rounding specified.
1100111	FDMUL	Double-precision rounding specified.

- -

Syntax:	FNEG.X FPm,FPn
	FNEG.X FPn
	*FrNEG. < fmt > < ea > ,FPn
	*FrNEG.X FPm,FPn
	*FrNEG.X FPn
	where r is rounding precision, S or D
	*Supported by MC68040 only

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessary) and the sign of the mantissa. Stores the result in the destination floating-point data

FNEG will round the result to the precision selected in the floating-point control FSNEG and FDNEG will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

#### **Operation Table:**

		SOURCE										
DESTINATION	+	In Range	-	+	Zero	-	+	Infinity				
Result		Negate		- 0.0		+ 0.0	– inf					

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

Quotient Byte:	Not affected						
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared If source is an extended denormalized number, refer to processing in the appropriate user					
	DZ INEX2 INEX1	cleared otherwise. Cleared Cleared If < fmt > is packed, refer to o processing in the appropriate user's cleared otherwise.					
Accrued Exception Byte	Affected as c	lescribed in excention processing in t					

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	COF	COPROCESSOR			0	0		EFF	FECTIVE	E ADDRESS
	1	1	'	1	ID			U	0	0		MODE		REG
	0	R/M	0		SOURCE SPECIFIER			STINATI	-			C	OPMOD	E

- If R/M = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

\*This encoding will cause an unimplemented data type exception to allow emulation in software.

MC

the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

Opmode field—Specifies the instruction and rounding precision.

- 0011010 FNEG Rounding precision specified by the floating-point control register.
- 1011010 FSNEG Single-precision rounding specified.
- 1011110 FDNEG Double-precision rounding specified.

## Attributes: Unsized

**Description:** This instruction does not perform any explicit operation. However, it to force synchronization of the floating- point unit with an integer unit or processing of pending exceptions. For most floating-point instructions, the integer sallowed to continue with the execution of the next instruction once the floati unit has any operands needed for an operation, thus supporting concurrent e of floating-point and integer instructions. The FNOP instruction synchron floating-point unit and the integer unit by causing the integer unit to wait previous floating-point instructions have completed. Execution of FNOP als any exceptions pending from the execution of a previous floating-point instruction exception.

The MC68882 may not wait to begin execution of another floating-point instruction it has completed execution of the current instruction. The FNOP instruction services nizes the coprocessor and microprocessor unit by causing the microprocessor wait until the current instruction (or both instructions) have completed.

The FNOP instruction also forces the processing of exceptions pending from cution of previous instructions. This is also inherent in the way that the floatic coprocessor utilizes the M68000 family coprocessor interface. Once the floatic coprocessor has received the input operand for an arithmetic instruction, is releases the main processor to execute the next instruction (regardless of wh not concurrent execution is prevented for the instruction due to tracing) without ing the exception during the execution of that instruction. Then, when the main sor attempts to initiate the execution of the next floating-point coprocessor insta a preinstruction exception may be reported to initiate exception processin exception that occurred during a previous instruction. By using the FNOP inst the user can force any pending exceptions to be processed without perform other operations.

# Floating-Point Status Register: Not Affected.

1	1	1	1	COPROCESSOR ID		0	1	0	0	0	0	0		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

## NOTE

FNOP uses the same opcode as the FBcc.W < label > instruction, with cc = F (nontrapping false) and < label > = + 2 (which results in a displacement of 0).

## Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessal calculates the modulo remainder of the number in the destination floating-point register, using the source operand as the modulus. Stores the result in the de floating-point data register and stores the sign and seven least significant bi quotient in the floating-point status register quotient byte (the quotient is the FPn ÷ Source). The IEEE remainder function is defined as:

where N = INT (FPn ÷ Source) in the round-to-nearest mode.

The FREM function is not defined for a source operand equal to zero or for a tion operand equal to infinity. Note that this function is not the same as the instruction, which uses the round-to-zero mode and thus returns a remainder th ferent from the remainder required by the IEEE *Specification for Binary Floati Arithmetic*.

			SOURCE <sup>1</sup>								
DESTINATION		+ In Range –	+ Zero# –	+ Infinity							
In Range	+ -	IEEE Remainder	NAN <sup>2</sup>	FPn <sup>2</sup>							
Zero	+ -	+ 0.0 - 0.0	NAN <sup>2</sup>	+ 0.0 - 0.0							
Infinity	+ -	NAN <sup>2</sup>	NAN <sup>2</sup>	NAN† <sup>2</sup>							

# **Operation Table:**

NOTES:

- 1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
- 2. Sets the OPERR bit in the floating-point status register exception byte.
- 3. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded.

MC

Quotient Byte:	qotient (FPr	the sign and least significant seven l n ÷ Source). The sign of the quotie R of the sign bits of the source and de
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the source is zero or the design infinity; cleared otherwise.
	OVFL	Cleared
	UNFL	Refer to underflow in the appropria manual.
	DZ	Cleared
	INEX2	Cleared
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1 1 COPROCESSOR 0	1 1 COPROCESSOR		0	0	EFFECTIVE ADDF			EADDRE	ESS			
I		1			ID		0	0			MODE		R	REG
0	R/M	0					STINATI	-	0	1	0	0	1	

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist

# Syntax: FSCALE.X FPm,FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to an integer (if necessary) and adds the to the destination exponent. Stores the result in the destination floating-puregister. This function has the effect of multiplying the destination by 2<sup>Source</sup> much faster than a multiply operation when the source is an integer value.

The floating-point coprocessor assumes that the scale factor is an integer val the operation is executed. If not, the value is chopped (i.e., rounded using t to-zero mode) to an integer before it is added to the exponent. When the abso of the source operand is  $\geq 2^{14}$ , an overflow or underflow always results.

#### **Operation Table:**

		SOURCE <sup>1</sup>								
DESTINATION	+ In Range	-	+	Zero	-	+ li	nfinity			
In Range + –	Scale Expone	ent		FPn <sup>2</sup>			NAN <sup>3</sup>			
Zero + –	+ 0.0	- 0.0	+ 0.0		- 0.0		NAN <sup>3</sup>			
Infinity + -	+ inf	– inf	+ inf		– inf		NAN <sup>3</sup>			

NOTES:

- 1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
- 2. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded.
- 3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN OPERR	Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source operand is $\pm$ infinity; otherwise.
	OVFL	Refer to overflow in the appropriat manual.
	UNFL	Refer to underflow in the appropriat manual.
	DZ	Cleared
	INEX2	Cleared
	INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap of propriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
4	1		4	COF	ROCES	SOR			0		EFI	FECTIVE	ADDRE	ESS
I	1	I	I	ID		0	0			MODE		R	EGI	
0	R/M	0					STINATI	-	0	1	0	0	1	1

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the floatic coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register

Assembler	
Syntax:	FScc. < size > < ea >
Attributes:	Size = (Byte)

**Description:** If the specified floating-point condition is true, sets the byte integer op the destination to TRUE (all ones); otherwise, sets the byte to FALSE (all zer conditional specifier cc may select any one of the 32 floating-point conditional described in **Table 3-23 Floating-Point Conditional Tests**.

## Floating-Point Status Register:

Condition Codes:	Not affected	
Quotient Byte:	Not affected	
Exception Byte:	BSUN	Set if the NAN condition code is set condition selected is an IEEE nonawa
	SNAN	Not Affected.
	OPERR	Not Affected.
	OVFL	Not Affected.
	UNFL	Not Affected.
	DZ	Not Affected.
	INEX2	Not Affected.
	INEX1	Not Affected.
Accrued Exception Byte:	The IOP bit	is set if the BSUN bit is set in the e

byte. No other bit is affected.

		1 1 1 COPROCESS	1	1	COPROCESSOR			0	0	1	EFFECTIVE	ADDRESS
'	1				0	1	MODE	REG				
0	)	0	0	0	0	0	0	0	0	0	CONDITIONA	L PREDICA

## **Instruction Fields:**

Effective Address field—Specifies the addressing mode for the byte integer Only data alterable addressing modes can be used as listed in the follow

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	_
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	_

Conditional Predicate field—Specifies one of 32 conditional tests as define Conditional Testing.

#### NOTE

When a BSUN exception occurs, a preinstruction exception is taken. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FScc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap) or the exception occurs again immediately upon return to the routine that caused the exception.

Syntax:	FSGLDIV.X	FPm,FPn
---------	-----------	---------

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessary) and that number into the number in the destination floating-point data register. St result in the destination floating-point data register, rounded to single precision the current rounding precision). This function is undefined for 0 ÷ 0 and infinity ÷

Both the source and destination operands are assumed to be representable in gle-precision format. If either operand requires more than 24 bits of mantis accurately represented, the extraneous mantissa bits are trancated prior to sion, hence the accuracy of the result is not guaranteed. Furthermore, the result may exceed the range of single precision, regardless of the rounding precedent in the floating-point control register mode control byte. Refer to **3.6.1 flow, Round, Overflow** for more information.

The accuracy of the result is not affected by the number of mantissa bits rec represent each input operand since the input operands just change to extended sion. The result mantissa is rounded to single precision, and the result exp rounded to extended precision, despite the rounding precision selected in the point control register.

## **Operation Table:**

		SOURCE <sup>3,1</sup>							
DESTINATION		+ In Range	-	+	Zero	_	+	Infinity	
In Range	+	Divide (Single Precision)	)	+ inf <sup>2</sup> – inf <sup>2</sup>		–inf <sup>2</sup> + inf <sup>2</sup>	+ 0.0 - 0.0		
Zero	+ -	+ 0.0 0.0 +	- 0.0 + 0.0		NAN <sup>3</sup>		+ 0.0 - 0.0	-	
Infinity	+ -	+ inf – inf	– inf + inf	+ inf – inf		–inf + inf		NAN <sup>3</sup>	

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Sets the DZ bit in the floating-point status register exception byte.

3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set for 0 ÷ 0 or infinity ÷ infinity.
	OVFL	Refer to overflow in the appropria manual.
	UNFL	Refer to underflow in the appropria manual.
	DZ	Set if the source is zero and the des in range; cleared otherwise.
	INEX2	Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to the ap user's manual for inexact result or input; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap propriate user's manual.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2							
		COPROCES		COPROCESSOR			0	SOR		0	0		OR 0		0		EF	FECTIVE	EADDRE	ESS
	1	I		ID					MODE			F	REG							
0	R/M	0				STINATI	-	0	1	0	0	1								

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist

#### Syntax: FSGLMUL.X FPm,FPn

#### Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess multiplies that number by the number in the destination floating-point data Stores the result in the destination floating-point data register, rounded precision (regardless of the current rounding precision).

Both the source and destination operands are assumed to be representable gle-precision format. If either operand requires more than 24 bits of manti accurately represented, the extraneous mantissa bits are truncated prior to pliction; hence, the accuracy of the result is not guaranteed. Furthermore, exponent may exceed the range of single precision, regardless of the round sion selected in the floating-point control register mode control byte. Refe **Underflow, Round, Overflow** for more information.

#### **Operation Table:**

		SOURCE <sup>1</sup>							
DESTINATION		+ In Range –	+	Zero –	+ Infinity				
In Range	+	Multiply (Single Precision)	+ 0.0 - 0.0	-0.0 + 0.0	+ inf – inf				
Zero	+	+ 0.0 - 0.0 - 0.0 + 0.0	+ 0.0 - 0.0	-0.0 + 0.0	NAN <sup>2</sup>				
Infinity	+ -	+ infinfinfinf		NAN	+ inf – inf				

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

#### NOTE

The input operand mantissas truncate to single precision before the multiply operation. The result mantissa rounds to single precision despite the rounding precision selected in the floatingpoint control register.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if one operand is zero and the infinity; cleared otherwise.
	OVFL	Refer to overflow in the appropriat manual.
	UNFL	Refer to underflow in the appropriat manual.
	DZ	Cleared
	INEX2	Refer to inexact result in the appruser's manual.
	INEX1	If < fmt > is packed, refer to inexact i decimal input in the appropriate manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	1	1	1	1	COP	ROCES	SOR	0	0	0		EF MODE	FECTIVE	1	ESS REGI
ľ	0	R/M	0		SOURCE			STINATI EGISTE	-	0	1	0	0	1	1

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register

Syntax:	FSIN.X FPm,FPn
-	FSIN.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessar calculates the sine of that number. Stores the result in the destination floating data register. This function is not defined for source operands of  $\pm$  infinity. If the operand is not in the range of  $[-2\pi...+2\pi]$ , the argument is reduced to wirrange before the sine is calculated. However, large arguments may lose a during reduction, and very large arguments (greater than approximately  $10^{20}$ ) accuracy. The result is in the range of [-1...+1].

#### **Operation Table:**

		SOURCE <sup>1</sup>						
DESTINATION	+	In Range	-	+	Zero	-	+	Infinity
Result		Sine		+ 0.0		- 0.0		NAN <sup>2</sup>

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes: Affected as described in 3.6.2 Conditional Testin

Quotient Byte:

Not affected.

OPERK	otherwise.
OVFL	Cleared
UNFL	Refer to underflow in the appropria manual.
DZ	Cleared
INEX2	Refer to inexact result in the ap user's manual.
INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1 1		4	1	COF	ROCES	SOR	0	0	0		EF	ADDRESS		
I		'	'	ID			0		0		MODE		R	REG
0	R/M	0				STINATI	-	0	0	0	1	1		

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	Ī
Dn*	000	reg. number:Dn	(xxx).W	111	Ī
An	—	—	(xxx).L	111	Ī
(An)	010	reg. number:An	# < data >	111	Ī
(An) +	011	reg. number:An			Ī
– (An)	100	reg. number:An			Ī
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	ſ
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	Ī
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	Ī
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	Ī
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	Ī

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is write the same register. If the single register syntax is used, Motorola assemble the source and destination fields to the same value.

Assembler	FSINCOS. < fmt > < ea > ,FPc,FPs
Syntax:	FSINCOS.X FPm,FPc,FPs

# Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack

**Description:** Converts the source operand to extended precision (if necess calculates both the sine and the cosine of that number. Calculates both simultaneously; thus, this instruction is significantly faster than performing FSIN and FCOS instructions. Loads the sine and cosine results into the defloating-point data register. Sets the condition code bits according to the sine FPs and FPc are specified to be the same register, the cosine result is first lot the register and then is overwritten with the sine result. This function is not d source operands of  $\pm$  infinity.

If the source operand is not in the range of  $[-2\pi...+2\pi]$ , the argument is rewithin that range before the sine and cosine are calculated. However, large a may lose accuracy during reduction, and very large arguments (greater than mately  $10^{20}$ ) lose all accuracy. The results are in the range of [-1...+1].

#### **Operation Table:**

	SOURCE <sup>1</sup>							
DESTINATION	+ In Range –	+ Zero –	+ Infinity					
FPs	Sine	+ 0.0 - 0.0	NAN <sup>2</sup>					
FPc	Cosine	+ 1.0	NAN <sup>2</sup>					

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

	sine result).	
Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the source is $\pm$ infinity; otherwise.
	OVFL	Cleared
	UNFL	Set if a sine underflow occurs, in wh the cosine result is 1. Cosine underflow. Refer to underflow appropriate user's manual.
	DZ	Cleared
	INEX2	Refer to inexact result in the appuser's manual.
	INEX1	If < fmt > is packed, refer to inexact in decimal input in the appropriate manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap of propriate user's manual.

# **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	
	1 1 1		1 1	1	COF	ROCES	SSOR		0 0	0		EF	FECTIVE	ADDRESS	
	I	'	1	1	ID			0				MODE		REGI	
	0 R/N	D/M	0	0		SOURCE		DE	STINATI	ON	0	1	1	0	DESTIN
			0	S	SPECIFIER RE		GISTER,	FPs	0	1	1	0	REGIST		

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the floatic coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

- 0 The operation is register to register.
- 1 The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register, FPc field—Specifies the destination floating- point data FPc. The cosine result is stored in this register.

If R/M = 0 and the source register field is equal to either of the destination fields, the input operand is taken from the specified floating-point data register, appropriate result is written into the same register.

Syntax:	FSINH.X FPm,FPn
	FSINH.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack
- **Description:** Converts the source operand to extended precision (if necess calculates the hyperbolic sine of that number. Stores the result in the defloating-point data register.

#### **Operation Table:**

		SOURCE							
DESTINATION	+	In Range	-	+	Zero	_	+	Infinity	
Result		Hyperbolic Sine		+ 0.0		- 0.0	+ inf		

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

# **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR OVFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Refer to overflow in the appropria
	UNFL DZ	manual. Refer to underflow in the appropria manual. Cleared
	INEX2	Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

1	1	1	1	COPROCESSOR ID		0	0	0	EFFECTIVE ADDRESS				
I	1					0	0			MODE		R	REGI
0	R/M	0		SOURCE PECIFIER		STINATI	-	0	0	0	0	0	1

## **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exec instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
- Effective Address field—Determines the addressing mode for external operan If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

MC

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data register M = 0 and the source and destination fields are equal, the input operation from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

Syntax: FSQRT.X FPm, FPn FSQRT.X FPn \*FrSQRT. < fmt > < ea > ,FPn \*FrSQRT FPm,FPn \*FrSQRT FPn where r is rounding precision, S or D \*Supported by MC68040 only

Format = (Byte, Word, Long, Single, Double, Extended, Packe Attributes:

Description: Converts the source operand to extended precision (if necessa calculates the square root of that number. Stores the result in the destination point data register. This function is not defined for negative operands.

FSQRT will round the result to the precision selected in the floating-point cor ister. FSFSQRT and FDFSQRT will round the result to single or double p respectively, regardless of the rounding precision selected in the floating-point register.Operation Table:

	SOURCE <sup>1</sup>									
DESTINATION	+	In Range –	+	Zero	- +	Infinity				
Result	$\sqrt{x}$	NAN <sup>2</sup>	+ 0.0	- 0	0 + in	f N				

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Set if the source operand is not ze negative; cleared otherwise.
	OVFL UNFL DZ INEX2	Cleared Cleared Cleared
	INEX1	Refer to exception processing appropriate user's manual. If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as o	described in exception processing in t

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.

# Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1	4	1	1	COF	ROCES	SOR	0	0	0	EFFECTIVE ADDRESS			
		I				ID						MODE		REG
	0	R/M	0	SOURCE SPECIFIER		DESTINATION REGISTER				OPMODE				

- If R/M = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

Addressing Mode	Mode	Register		Addressing Mode	Mode	
Dn*	000	reg. number:Dn		(xxx).W	111	
An	_	—		(xxx).L	111	
(An)	010	reg. number:An		# < data >	111	
(An) +	011	reg. number:An				
– (An)	100	reg. number:An				
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	111	
([bd,An,Xn],od)	110	reg. number:An		([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)	111	

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

\*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

MC

same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

Opmode field—Specifies the instruction and rounding precision.

- 0000100 FSQRT Rounding precision specified by the floating-point control register.
- 1000001 FSSQRT Single-precision rounding specified.
- 1000101 FDSQRT Double-precision rounding specified.

Syntax:	FSUB. < fmt > < ea > ,FPn
	FSUB.X FPm,FPn
	*FrSUB. < fmt > < ea > ,FPn
	*FrSUB.X FPm,FPn
	where r is rounding precision, S or D
	*Supported by MC68040 only

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe

**Description:** Converts the source operand to extended precision (if necessar subtracts that number from the number in the destination floating-point data Stores the result in the destination floating-point data register.

# **Operation Table:**

					SOURCE			
DESTINATION		+	In Range	- +	Zero	-	+	Infinity
In Range	+		Subtract		Subtract		– inf	
Zero	+		Subtract	+ 0.0 <sup>2</sup> + 0.0		+0.0 +0.0 <sup>2</sup>	– inf	
Infinity	+ -		+ inf – inf		+ inf – inf		NAN <sup>2</sup> – inf	Ν

NOTES:

1. If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

2. Returns + 0.0 in rounding modes RN, RZ, and RP; returns – 0.0 in RM.

3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if both the source and destin like-signed infinities; cleared otherw
	OVFL	Refer to exception processing appropriate user's manual.
	UNFL	Refer to exception processing appropriate user's manual.
	DZ	Cleared
	INEX2	Refer to exception processing appropriate user's manual.
	INEX1	If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	4	4	4	COF	ROCES	SOR					EFI	FECTIVE	ADDRESS
	I		ID			0			MODE		REG		
0	R/M	0		SOURCI			STINAT	-			(	OPMOD	E

- If R/M = 0, this field is unused and should be all zeros.
- If R/M = 1, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode	
Dn*	000	reg. number:Dn	(xxx).W	111	
An		—	(xxx).L	111	
(An)	010	reg. number:An	# < data >	111	
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111	
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111	
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111	

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

\*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

MC

Rounding precision specified by the floating- point control register.
Single-precision rounding specified.
Double-precision rounding specified.

- -

Syntax:	FTAN.X FPm,FPn
	FTAN.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessar calculates the tangent of that number. Stores the result in the destination floating data register. This function is not defined for source operands of  $\pm$  infinity. If the operand is not in the range of  $[-\pi/2... + \pi/2]$ , the argument is reduced to wirrange before the tangent is calculated. However, large arguments may lose a during reduction, and very large arguments (greater than approximately  $10^{20}$ ) accuracy.

## **Operation Table:**

					SOURCE <sup>1</sup>			
DESTINATION	+	In Range		+	Zero	-	+	Infinity
Result		Tangent	-	+ 0.0		- 0.0		NAN <sup>2</sup>

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:	Not affected	
Exception Byte:	BSUN	Cleared
	SNAN	Refer to 1.6.5 Not-A-Numbers.
	OPERR	Set if the source is $\pm$ infinity; otherwise.
	OVFL	Refer to overflow in the appropria manual.
	UNFL	Refer to underflow in the appropria manual.
	DZ	Cleared
	INEX2	Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2				
1	1	1	1	1	COPROCESSO		SOR		SOR		0			EF	FECTIVE	EADDRE	ESS
	1	1	ID			0				MODE		R	REG				
0	R/M	0		SOURCE SPECIFIER			STINATI	-	0	0	0	1	1				

# **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

R/M field—Specifies the source operand address mode.

0 — The operation is register to register.

1 — The operation is < ea > to register.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

Syntax:	FTANH.X FPm,FPn
	FTANH.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack
- **Description:** Converts the source operand to extended precision (if necess calculates the hyperbolic tangent of that number. Stores the result in the defloating-point data register.

#### **Operation Table:**

DESTINATION				SOURCE			
	+	In Range	- +	Zero	-	+	Infinity
Result	H	Hyperbolic Tangent	+ (	0.0	- 0.0	+ 1.0	

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

## **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR OVFL UNFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared Refer to underflow in the appropria manual.
	DZ INEX2	Cleared Refer to inexact result in the ap user's manual.
	INEX1	If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte:		described in IEEE exception and trap appropriate user's manual.

Γ	1	1	1	1	COPROCES	0	0	0	EFFECTIVE ADDRESS					
					ID				MODE			REGI		
	0	R/M	0		SOURCE PECIFIER		STINATI	-	0	0	0	1	0	C

## **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external operar If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	[	Addressing Mode	Mode
Dn*	000	reg. number:Dn		(xxx).W	111
An	—			(xxx).L	111
(An)	010	reg. number:An		# < data >	111
(An) +	011	reg. number:An			
– (An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An		([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An		([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

- R/M field—Specifies the source operand address mode.
  - 0 The operation is register to register.
  - 1 The operation is < ea > to register.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data reg M = 0 and the source and destination fields are equal, the input operan from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

# Syntax: FTENTOX.X FPm,FPn FTENTOX.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessa calculates 10 to the power of that number. Stores the result in the destination point data register.

## **Operation Table:**

DESTINATION		SOURCE									
	+	In Range	-	+	Zero	-	+	Infinity			
Result		10 <sup>x</sup>			+ 1.0		+ inf	-			

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

# **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin					
Quotient Byte:	Not affected	l.					
Exception Byte:	BSUN SNAN OPERR	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared					
	OVFL	Refer to overflow in the appropri manual.					
	UNFL	Refer to underflow in the appropriat manual.					
	DZ	Cleared					
	INEX2	Refer to inexact result in the app user's manual.					
	INEX1	If < fmt > is packed, refer to the app user's manual inexact result on input; cleared otherwise.					
Accrued Exception Byte:	Affected as described in IEEE exception and trap oblity in the appropriate user's manual.						

ſ	1	1	1	1	COPROCESSOR ID		0	0	0	EFFECTIVE AD MODE				
													R	EG
	0	R/M	0		SOURCE PECIFIER		STINATI EGISTE	-	0	0	1	0	0	

## **Instruction Fields:**

- Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.
- Effective Address field—Determines the addressing mode for external opera If R/M = 0, this field is unused and should be all zeros.
  - If R/M = 1, this field is encoded with an M68000 family addressing mode as the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

Assembler	FTRAPcc
Syntax:	FTRAPcc.W # < data >
	FTRAPcc.L # < data >

Attributes: Size = (Word, Long)

**Description:** If the selected condition is true, the processor initiates exception pr A vector number is generated to reference the TRAPcc exception vector. The program counter points to the next instruction. If the selected condition is not t is no operation performed and execution continues with the next instrusequence. The immediate data operand is placed in the word(s) folloconditional predicate word and is available for user definition for use within handler.

The conditional specifier cc selects one of the 32 conditional tests defined **Conditional Testing**.

## **Floating-Point Status Register:**

Condition Codes:	Not affected					
Quotient Byte:	Not affected					
Exception Byte:	BSUN	Set if the NAN condition code is condition selected is an IEEE nor				
	SNAN	Not Affected.				
	OPERR	Not Affected.				
	OVFL	Not Affected.				
	UNFL	Not Affected.				
	DZ	Not Affected.				
	INEX2	Not Affected.				
	INEX1	Not Affected.				
Assumed Evention Duter		is set if the DOLINE bit is set in the				

Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the byte; no other bit is affected.

	1	1	1	1	COPROCESSOR ID			0	0	1	1	1	1	МО
	0	0	0	0	0	0	0	0	0	0	CONDITIONAL PREDICAT			
ſ	16-BIT OPERAND OR MOST SIGNIFICANT WORD OF 32-BIT OPERAND (IFNEEDED)													
ſ	LEAST SIGNIFICANT WORD OR 32-BIT OPERAND (IF NEEDED)													

## **Instruction Fields:**

Mode field—Specifies the form of the instruction.

- 010 The instruction is followed by a word operand.
- 011 The instruction is followed by a long-word operand.
- 100 The instruction has no operand.
- Conditional Predicate field—Specifies one of 32 conditional tests as described **Conditional Testing**.

Operand field—Contains an optional word or long-word operand that is user of

# NOTE

When a BSUN exception occurs, a preinstruction exception is taken by the main processor. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FTRAPcc), it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception occurs again immediately upon return to the routine that caused the exception.

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack
- **Description:** Converts the source operand to extended precision (if necessary) an condition code bits according to the data type of the result.
- **Operation Table:** The contents of this table differfrom the other operation tables. A an entry of this table indicates that the designated condition code bit is alwa the FTST operation. All unspecified condition code bits are cleared d operation.

		SOURCE									
DESTINATION	+	In Range	-	+	Zero –	+	Infinity				
Result	none		Ν	Z	NZ	I					

NOTE: If the source operand is a NAN, set the NAN condition code bit. If the source operand is an SNAN, set the SNAN bit in the floating-point status register exception byte

## Floating-Point Status Register:

Condition Codes:	Affected as	described in 3.6.2 Conditional Testi
Quotient Byte:	Not affected	
Exception Byte:	BSUN SNAN OPERR OVFL UNFL DZ INEX2 INEX1	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Cleared Cleared Cleared If < fmt > is packed, refer to o processing in the appropriate user's cleared otherwise.
Accrued Exception Byte:	Affected as opriate user's	described in exception processing in t manual.

ſ	1	1	1	1	COPROCESSOR		0	0	0		EF	FECTIVE	EADDRE	ESS
	1	1	1	1	ID		0	0	0	MODE		F	REGI	
	0	R/M	0		SOURCE PECIFIER		STINATI	-	0	1	1	1	0	1

# **Instruction Fields:**

Effective Address field—Determines the addressing mode for external operar If R/M = 0, this field is unused and should be all zeros.

If R/M = 1, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

Mode

111

111

111

111

111

111

111

111

Addressing Mode	Mode	Register	Addressing Mode
Dn*	000	reg. number:Dn	(xxx).W
An	_	_	(xxx).L
(An)	010	reg. number:An	# < data >
(An) +	011	reg. number:An	
– (An)	100	reg. number:An	
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)

	-	•		-
*Only if	< fmt >	is byte,	word, lon	g, or single.

Source Specifier field—Specifies the source register or data format.

If R/M = 0, specifies the source floating-point data register.

- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)\*
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)
  - \*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

Destination Register field—Since the floating-point unit uses a common of word format for all of the arithmetic instructions (including FTST), the treated in the same manner for FTST as for the other arithmetic instruction though the destination register is not modified. This field should be set maintain compatibility with future devices; however, the floating-point not signal an illegal instruction trap if it is not zero.

# Syntax: FTWOTOX.X FPm,FPn FTWOTOX.X FPn

- Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Packe
- **Description:** Converts the source operand to extended precision (if necessa calculates two to the power of that number. Stores the result in the destination point data register.

## **Operation Table:**

		SOURCE										
DESTINATION	+	In Range	-	+	Zero	_	+	Infinity				
Result		2 <sup>x</sup>			+ 1.0		+ inf	-				

NOTE: If the source operand is a NAN, refer to **1.6.5 Not-A-Numbers** for more information.

# **Floating-Point Status Register:**

Condition Codes:	Affected as	described in 3.6.2 Conditional Testin				
Quotient Byte:	Not affected	l.				
Exception Byte:	BSUN SNAN OPERR OVFL	Cleared Refer to <b>1.6.5 Not-A-Numbers</b> . Cleared Refer to overflow in the appropriat				
	UNFL	manual. Refer to underflow in the appropriat manual.				
	DZ INEX2	Cleared Refer to inexact result in the app user's manual.				
	INEX1	If < fmt > is packed, refer to inexact i decimal input in the appropriate manual; cleared otherwise.				
Accrued Exception Byte:	Affected as described in IEEE exception and trap bility in the appropriate user's manual.					

ſ	1	1	1	1	COPROCESSOR		0	0	0	EFFECTIVE				
				D	-	_			MODE			R	EG	
	0	R/M	0		SOURCE PECIFIER		STINATI EGISTE	-	0	0	1	0	0	

## **Instruction Fields:**

Coprocessor ID field—Specifies which coprocessor in the system is to exercise instruction. Motorola assemblers default to ID = 1 for the float coprocessor.

Effective Address field—Determines the addressing mode for external opera

If R/M = 0, this field is unused and should be all zeros.

If R/M = 1, this field is encoded with an M68000 family addressing mode a the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An		—	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn],od)	110	reg. number:An	([bd,PC,Xn],od)	111
([bd,An],Xn,od)	110	reg. number:An	([bd,PC],Xn,od)	111

\*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.

- If R/M = 0, specifies the source floating-point data register.
- If R/M = 1, specifies the source data format:
  - 000 Long-Word Integer (L)
  - 001 Single-Precision Real (S)
  - 010 Extended-Precision Real (X)
  - 011 Packed-Decimal Real (P)
  - 100 Word Integer (W)
  - 101 Double-Precision Real (D)
  - 110 Byte Integer (B)

Destination Register field—Specifies the destination floating- point data regist M = 0 and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

# SUPERVISOR (PRIVILEGED) INSTRUCTIONS

This section contains information about the supervisor privileged instruction M68000 family. Each instruction is described in detail, and the instruction descrip arranged in alphabetical order by instruction mnemonic.

Any differences within the M68000 family of instructions are identified in the instruction instruction only applies to a certain processor or processors, the processor(s) instruction pertains to is identified under the title of the instruction. For example:

# Invalidate Cache Lines (MC68040)

All references to the MC68000, MC68020, and MC68030 include reference corresponding embedded controllers, MC68EC000, MC68EC020, and MC68E references to the MC68040 include the MC68LC040 and MC68EC040. This throughout this section unless otherwise specified.

If the instruction applies to all the M68000 family but a processor or processors n different instruction field, instruction format, etc., the differences will be identified paragraph. For example:

#### MC68020, MC68030 and MC68040 only

(bd,An,Xn)*	110	reg. number: An		(bd,PC,Xn)*		_
-------------	-----	-----------------	--	-------------	--	---

\*Can be used with CPU32 processo

The following instructions are listed separately for each processor due to t differences involved within the instruction:

PFLUSH	Flush ATC Entries
PMOVE	Move PMMU Register
PTEST	Test Logical Address

**Appendix A Processor Instruction Summary** provides a listing of all processor instructions that apply to them for quick reference.


Then Source L SR  $\rightarrow$  SR ELSE TRAP

Assembler Syntax: ANDI # < data > ,SR

Attributes: size = (word)

**Description:** Performs an AND operation of the immediate operand with the conter status register and stores the result in the status register. All implemented bi status register are affected.

# **Condition Codes:**



X—Cleared if bit 4 of immediate operand is zero; unchanged otherwise.

N—Cleared if bit 3 of immediate operand is zero; unchanged otherwise.

Z—Cleared if bit 2 of immediate operand is zero; unchanged otherwise.

V—Cleared if bit 1 of immediate operand is zero; unchanged otherwise.

C—Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

# **Instruction Format:**

	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	0	0	0	0	0	0	1	0	0	1	1	1	1	1	C
16-BIT WORD DATA															

Assembler	
Syntax:	CINVL < caches > ,(An) CINVP < caches > ,(An) CINVA < caches >

Where < caches > specifies the instruction cache, data cache, both caches, or neither cache.

## Attributes: Unsized

**Description:** Invalidates selected cache lines. The data cache, instruction caches, or neither cache can be specified. Any dirty data in data cache invalidate are lost; the CPUSH instruction must be used when dirty data contained in the data cache.

#### Specific cache lines can be selected in three ways:

- CINVL invalidates the cache line (if any) matching the physical address specified address register.
- CINVP invalidates the cache lines (if any) matching the physical mem in the specified address register. For example, if 4K-byte page sizes a ed and An contains \$12345000, all cache lines matching page \$1234 validate.
- 3. CINVA invalidates all cache entries.

#### **Condition Codes:**

Not affected.

1	1	1	1	0	1	0	0	CACHE	0	SCOPE	REGI
---	---	---	---	---	---	---	---	-------	---	-------	------

## **Instruction Fields:**

Cache field—Specifies the Cache.

00—No Operation

01—Data Cache

10—Instruction Cache

11—Data and Instruction Caches

Scope field—Specifies the Scope of the Operation.

00—Illegal (causes illegal instruction trap)

- 01—Line
- 10—Page
- 11—All

Register field—Specifies the address register for line and page operations. operations, the low-order bits 3–0 of the address are don't cares. Bits 11– 0 of the address are don't care for 4K-byte or 8K-byte page operations. respectively. ELSE TRAP

Assembler	
Syntax:	cpRESTORE < ea >

Attributes: Unsized

**Description:** Restores the internal state of a coprocessor usually after it has been a preceding cpSAVE instruction.

# **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COP	ROCES	SOR	1	0	1		EF	FECTIVE	ADDRES
I	1	1	I		ID		1	0	1		MODE		REG

Coprocessor ID field—Identifies the coprocessor that is to be restored. Coproc of 000 results in an F-line exception for the MC68030.

Effective Address field—Specifies the location where the internal state coprocessor is located. Only postincrement or control addressing mode used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_		(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
— (An)	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn], od)	110	reg. number:An	([bd,PC,Xn], od)	111
([bd,An],Xn,od)	110	reg.number:An	([bd,PC],Xn, od	111

# NOTE

If the format word returned by the coprocessor indicates "come again", pending interrupts are not serviced.

Assembler	
Syntax:	cpSAVE < ea >

Attributes: Unsized

**Description:** Saves the internal state of a coprocessor in a format that can be re a cpRESTORE instruction.

# **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	PROCES	SOR	1	0	0		EF	FECTIVE	ADDRES
I	1	1	I		ID			0	0		MODE		REG

#### Instruction Fields:

Coprocessor ID field—Identifies the coprocessor for this operation. Coproces 000 results in an F-line exception for the MC68030.

Effective Address field—Specifies the location where the internal stat coprocessor is to be saved. Only predecrement or control alterable ad modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_	_	(xxx).W	111
An	_	_	(xxx).L	111
(An)	010	reg. number:An	# < data >	—
(An) +	_	_		
— (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	
([bd,An,Xn], od)	110	reg. number:An	([bd,PC,Xn],od)	-
([bd,An],Xn, od)	110	reg. number:An	([bd,PC],Xn, od)	_

Invalidate Selected Cache Lines ELSE TRAP

AssemblerCPUSHL < caches > ,(An)Syntax:CPUSHP < caches > ,(An)CPUSHA < caches >

Where < caches > specifies the instruction cache, data cache, both caches, or neither cache.

## Attributes: Unsized

**Description:** Pushes and then invalidates selected cache lines. The DATA instruction cache, both caches, or neither cache can be specified. When the da is specified, the selected data cache lines are first pushed to memory (if they dirty DATA) and then invalidated. Selected instruction cache lines are invalidated.

Specific cache lines can be selected in three ways:

- CPUSHL pushes and invalidates the cache line (if any) matching the p address in the specified address register.
- CPUSHP pushes and invalidates the cache lines (if any) matching the p memory page in the specified address register. For example, if 4K-byte sizes are selected and An contains \$12345000, all cache lines matchin \$12345000 are selected.
- 3. CPUSHA pushes and invalidates all cache entries.

## **Condition Codes:**

Not affected.

#### **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
[	1	1	1	1	0	1	0	0	CA	CHE	1	SCO	OPE		REGI

00—INO Operation

01—Data Cache

10—Instruction Cache

11—Data and Instruction Caches

Scope field—Specifies the Scope of the Operation.

00—Illegal (causes illegal instruction trap)

01—Line

10—Page

11—All

Register field—Specifies the address register for line and page operations operations, the low-order bits 3–0 of the address are don't care. Bits 11 0 of the address are don't care for 4K-byte or 8K-byte page oprespectively.

Then Source  $\oplus$  SR  $\rightarrow$  SR ELSE TRAP

Assembler Syntax: EORI # < data > ,SR

Attributes: Size = (Word)

**Description:** Performs an exclusive-OR operation on the contents of the status using the immediate operand and stores the result in the status regimelemented bits of the status register are affected.

## **Condition Codes:**

Х	Ν	Z	V	С
*	*	*	*	*

X—Changed if bit 4 of immediate operand is one; unchanged otherwise.

N—Changed if bit 3 of immediate operand is one; unchanged otherwise.

Z—Changed if bit 2 of immediate operand is one; unchanged otherwise.

V—Changed if bit 1 of immediate operand is one; unchanged otherwise.

C—Changed if bit 0 of immediate operand is one; unchanged otherwise.

## **Instruction Format:**

15	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	0	0	0	1	0	1	0	0	1	1	1	1	1	C
						1	6-BIT WO	ORD DA	TA					

ELSE TRAP

Assembler	
Syntax:	FRESTORE < ea >

Attributes: Unsized

**Description:** Aborts the execution of any floating-point operation in progress an new floating-point unit internal state from the state frame located at the address. The first word at the specified address is the format word of the state It specifies the size of the frame and the revision number of the floating-point created it. A format word is invalid if it does not recognize the size of the frame revision number does not match the revision of the floating-point unit. If the for is invalid, FRESTORE aborts, and a format exception is generated. If the for is valid, the appropriate state frame is loaded, starting at the specified loc proceeding through higher addresses.

The FRESTORE instruction does not normally affect the programmer's mode of the floating-point coprocessor, except for the NULL state size, as describ-It is only for restoring the user invisible portion of the machine. The FR instruction is used with the FMOVEM instruction to perform a full context rest the floating-point unit, including the floating- point data registers and syste registers. To accomplish a complete restoration, the FMOVEM instructions executed to load the programmer's model, followed by the FRESTORE inst load the internal state and continue any previously suspended operation.

- STORE operation with this size state frame is equivalent to a hardward of the floating-point unit. The programmer's model is set to the rest with nonsignaling NANs in the floating-point data registers and zero floating-point control register, floating-point status register, and point instruction address register. (Thus, it is unnecessary to load grammer's model before this operation.)
- IDLE: This state frame is 4 bytes long in the MC68040, 28 (\$1C) bytes long MC68881, and 60 (\$3C) bytes long in the MC68882. An FRESTOF ation with this state frame causes the floating-point unit to be restoridle state, waiting for the initiation of the next instruction, with no ex pending. The programmer's model is not affected by loading this state frame.
- UNIMP: This state frame is generated only by the MC68040. It is 48 (\$30) by An FSAVE that generates this size frame indicates either an unimple floating-point instruction or only an E1 exception is pending. This never generated when an unsupported data type exception is pendi E3 exception is pending. If both E1 and E3 exceptions are pending, frame is generated.
- BUSY: This state frame is 96 (\$60) bytes long in the MC68040, 184 (\$B8) by in the MC68881, and 216 (\$D8) bytes long in the MC68882. An FRE operation with this size state frame causes the floating-point ur restored to the busy state, executing the instructions that were sus by a previous FSAVE operation. The programmer's model is not aff loading this type of state frame; however, the completion of the sus instructions after the restore is executed may modify the progra model.

Floating-Point Status Register: Cleared if the state size is NULL; otherwise, not a

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	PROCES	SOR	1	0	1	EFFECTIVE ADDRESS			
					ID						MODE		REG

# **Instruction Field:**

Effective Address field—Determines the addressing mode for the state fra postincrement or control addressing modes can be used as listed in the table:

Addressing Mode	Mode	Register	Addressing Mode Mo	de
Dn	_	—	(xxx).W 11	11
An	_	—	(xxx).L 11	11
(An)	010	reg. number:An	# < data >	_
(An) +	011	reg. number:An		
—(An)	_	—		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC) 11	1
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn) 11	11
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn) 11	11
([bd,An,Xn], od)	110	reg. number:An	([bd,PC,Xn], od) 11	1
([bd,An],Xn, od)	110	reg. number:An	([bd,PC],Xn, od) 11	11

Assembler	
Syntax:	FSAVE < ea >

## Attributes: Unsized

**Description:** FSAVE allows the completion of any floating-point operation in prog the MC68040. It saves the internal state of the floating-point unit in a stat located at the effective address. After the save operation, the floating-point unit idle state, waiting for the execution of the next instruction. The first word writte state frame is the format word specifying the size of the frame and the revision of the floating-point unit.

Any floating-point operations in progress when an FSAVE instruction is enco can be completed before the FSAVE executes, saving an IDLE state frame. E of instructions already in the floating-point unit pipeline continues until complet instructions in the pipeline or generation of an exception by one of the instruct IDLE state frame is created by the FSAVE if no exceptions occurred; othe BUSY or an UNIMP stack frame is created.

FSAVE suspends the execution of any operation in progress and saves the state in a state frame located at the effective address for the MC68881/MC688 the save operation, the floating-point coprocessor is in the idle state, waiting execution of the next instruction. The first word written to the state frame is th word, specifying the size of the frame and the revision number of the floating coprocessor. The microprocessor unit initiates the FSAVE instruction by reafloating-point coprocessor save CIR. The floating-point coprocessor save encoded with a format word that indicates the appropriate action to be take main processor. The current implementation of the floating-point coprocessor returns one of five responses in the save CIR:

Value	Definition
\$0018	Save NULL state frame
\$0118	Not ready, come again
\$0218	Illegal, take format exception
\$XX18	Save IDLE state frame
\$XXB4	Save BUSY state frame

NOTE: XX is the floating-point coprocessor version number.

word to cause the main processor to wait while an internal operation complete sible, to allow an IDLE frame rather than a BUSY frame to be saved. The illeg word aborts an FSAVE instruction that is attempted while the floating-point of sor executes a previous FSAVE instruction. All other format words cause the cessor unit to save the indicated state frame at the specified address. For st details see state frames in the appropriate user's manual.

The following state frames apply to both the MC68040 and the MC68881/MC

- NULL: This state frame is 4 bytes long. An FSAVE instruction that gene state frame indicates that the floating-point unit state has not been since the last hardware reset or FRESTORE instruction with a NI frame. This indicates that the programmer's model is in the reset s nonsignaling NANs in the floating-point data registers and zeros in ing- point control register, floating-point status register, and float instruction address register. (Thus, it is not necessary to save the mer's model.)
- IDLE: This state frame is 4 bytes long in the MC68040, 28 (\$1C) bytes long in the MC68881, and 60 (\$3C) bytes long in the MC68882. An FSAVE is that generates this state frame indicates that the floating-point un in an idle condition and is without any pending exceptions waiting tiation of the next instruction.
- UNIMP: This state frame is generated only by the MC68040. It is 48 (\$30) b An FSAVE that generates this size frame indicates either an unimp floating-point instruction or that only an E1 exception is pending. T is never generated when an unsupported data type exception exception is pending. If both E1 and E3 exceptions are pending frame is generated.
- BUSY: This state frame is 96 (\$60) bytes long in the MC68040, 184 (\$B8) to in the MC68881, and 216 (\$D8) bytes long in the MC68882. An instruction that generates this size state frame indicates that the point unit encountered an exception while attempting to complete the tion of the previous floating-point instructions.

unit that includes the floating-point data registers and system control regist accomplish a complete context save, first execute an FSAVE instruction to the current operation and save the internal state, then execute the app FMOVEM instructions to store the programmer's model.

#### Floating-Point Status Register: Not affected.

#### **Instruction Format:**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	1	1	1	1	COF	ROCES	SOR	1	0			EF	FECTIV	E ADDRESS
	I	1	1	I		ID			0	0		MODE		REGI

#### **Instruction Field:**

Effective Address field—Determines the addressing mode for the state fram predecrement or control alterable addressing modes can be used as lister following table:

Addressing Mode	Mode	Register		Addressing Mode	Mode
Dn	_	—		(xxx).W	111
An	_	—		(xxx).L	111
(An)	010	reg. number:An		# < data >	—
(An) +	_	—			
—(An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	—
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	_
([bd,An,Xn] ,od)	110	reg. number:An	Ī	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An		([bd,PC],Xn ,od)	

MC

Operation:	It Supervisor State
	Then SR $\rightarrow$ Destination
	Else TRAP
Assembler	

- Syntax: MOVE SR, < ea >
- Attributes: Size = (Word)

**Description:** Moves the data in the status register to the destination loca destination is word length. Unimplemented bits are read as zeros.

#### **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	0	0	0	1	1		EF	FECTIVE	ADDRESS
0	1	0	0	0		0		1			MODE		REG

#### Instruction Field:

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
—(An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Mode	
111	
111	
—	
—	
—	
	111

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn] ,od)	110	reg. number:An
([bd,An],Xn ,od)	110	reg. number:An

(bd,PC,Xn)*	—	
([bd,PC,Xn] ,od)	—	
([bd,PC],Xn ,od)	—	

\*Available for the CPU32.

#### NOTE

Use the MOVE from CCR instruction to access only the condition codes.

Then Source  $\rightarrow$  SR Else TRAP

Assembler Syntax:

MOVE < ea > ,SR

Attributes: Size = (Word)

**Description:** Moves the data in the source operand to the status register. The operand is a word, and all implemented bits of the status register are affected

#### **Condition Codes:**

Set according to the source operand.

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	1	1	0	1	1		EF	FECTIVI	E ADDRESS
0	I	0	0	0	I	I	0	I			MODE		REG

Effective Address field—Specifies the location of the source operand. Or addressing modes can be used as listed in the following tables:

Addressing Mode	Mode	Register
Dn	000	reg. number:Dn
An	_	
(An)	010	reg. number:An
(An) +	011	reg. number:An
—(An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An

Addressing Mode	Mode	
(xxx).W	111	
(xxx).L	111	
# < data >	111	
(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,PC,Xn)	111	

#### MC68020, MC68030, and MC68040 only

(bd,An,Xn)*	110	reg. number:An
([bd,An,Xn] ,od)	110	reg. number:An
([bd,An],Xn ,od)	110	reg. number:An
	110	Teg. Humber.An

(bd,PC,Xn)*	111	
([bd,PC,Xn] ,od)	111	
([bd,PC],Xn ,od)	111	

\*Available for the CPU32.

I hen l	JSP  ightarrow Ar	n or An –	→ USP
Else TRA	C		

- AssemblerMOVE USP,AnSyntax:MOVE An,USP
- Attributes: Size = (Long)

**Description:** Moves the contents of the user stack pointer to or from the specified register.

#### **Condition Codes:**

Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	1	0	dr	REG

#### **Instruction Fields:**

dr field—Specifies the direction of transfer.

0—Transfer the address register to the user stack pointer.

1—Transfer the user stack pointer to the address register.

Register field—Specifies the address register for the operation.

Assembler	

Assembler	
Syntax:	MOVEC Rn,Rc

Attributes: Size = (Long)

**Description:** Moves the contents of the specified control register (Rc) to the s general register (Rn) or copies the contents of the specified general register specified control register. This is always a 32-bit transfer, even though the register may be implemented with fewer bits. Unimplemented bits are read as

# **Condition Codes:**

Not affected.

## **Instruction Format:**

 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	1	0	1
A/D	REGISTER							CC	NTROL	REGIST	ER			

# Instruction Fields:

dr field—Specifies the direction of the transfer.

0—Control register to general register.

1—General register to control register.

A/D field—Specifies the type of general register.

0-Data Register

1—Address Rregister

MC

Hex <sup>1</sup>	Control Register
MC	C68010/MC68020/MC68030/MC68040/CPU32
000	Source Function Code (SFC)
001	Destination Function Code (DFC)
800	User Stack Pointer (USP)
801	Vector Base Register (VBR)
	MC68020/MC68030/MC68040
002	Cache Control Register (CACR)
802	Cache Address Register (CAAR) <sup>2</sup>
803	Master Stack Pointer (MSP)
804	Interrupt Stack Pointer (ISP)
	MC68040/MC68LC040
003	MMU Translation Control Register (TC)
004	Instruction Transparent Translation Register 0 (ITT0)
005	Instruction Transparent Translation Register 1 (ITT1)
006	Data Transparent Translation Register 0 (DTT0)
007	Data Transparent Translation Register 1 (DTT1)
805	MMU Status Register (MMUSR)
806	User Root Pointer (URP)
807	Supervisor Root Pointer (SRP)
	MC68EC040 only
004	Instruction Access Control Register 0 (IACR0)
005	Instruction Access Control Register 1 (IACR1)
006	Data Access Control Register 0 (DACR1)
007	Data Access Control Register 1 (DACR1)

NOTES:

1. Any other code causes an illegal instruction exception 2. For the MC68020 and MC68030 only.

Assembler	MOVES Rn, < ea >

Syntax: MOVES < ea > ,Rn

Attributes: Size = (Byte, Word, Long)

**Description:** This instruction moves the byte, word, or long operand from the signeral register to a location within the address space specified by the defunction code (DFC) register, or it moves the byte, word, or long operand location within the address space specified by the source function code (SFC) to the specified general register. If the destination is a data register, the source replaces the corresponding low-order bits of that data register, depending on of the operation. If the destination is an address register, the source operand extended to 32 bits and then loaded into that address register.

## **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
0	0	0	0	1	1	1	4	0	0	0	SIZE		EF	FECTIVE	ADDRE	ESS
0	0	0	0				0	<b></b>	ZE		MODE		R	EGI		
A/D	REGISTER		dr	0	0	0	0	0	0	0	0	0	C			

- 00—Byte Operation
- 01-Word Operation
- 10—Long Operation
- Effective Address field—Specifies the source or destination location within the address space. Only memory alterable addressing modes can be used a the following tables:

Addressing Mode	Mode	Register	Addressing Mod	le
Dn	—	—	(xxx).W	
An	—	—	(xxx).L	
(An)	010	reg. number:An	# < data >	
(An) +	011	reg. number:An		
—(An)	100	reg. number:An		-
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	

#### MC68020, MC68030, and MC68040 only

Mode 111 111

(bd,An,Xn)*	(bd,An,Xn)* 110 reg. number:An			_
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	([bd,An],Xn ,od) 110 reg. number:An		([bd,PC],Xn ,od)	_

\*Available for the CPU32.

- A/D field—Specifies the type of general register.
  - 0—Data Register
  - 1—Address Register

Register field—Specifies the register number.

dr field—Specifies the direction of the transfer.

- 0—From < ea > to general register.
- 1—From general register to < ea >.

destination.

MOVES.x An,(An) + MOVES.x An,D(An)

The current implementations of the MC68010, MC68020, MC68030, and MC68040 store the incremented or decremented value of An. Check the following code sequence to determine what value is stored for each case.

MOVEA.L #\$1000,A0 MOVES.L A0,(A0) + MOVES.L A0,D(A0)

Because the MC68040 implements a merged instruction and data space, the MC68040's integer unit into data references (SFC/DFC = 5 or 1) translates MOVES accesses to the OinstructionO address spaces (SFC/DFC = 6 or 2). The data memory unit handles these translated accesses as normal data accesses. If the access fails due to an ATC fault or a physical bus error, the resulting access error stack frame contains the converted function code in the TM field for the faulted access. To maintain cache coherency, MOVES accesses to write the OinstructionO address space must be preceded by invalidation of the instruction cache line containing the referenced location.

Then Source V SR  $\rightarrow$  SR Else TRAP


Assembler Syntax:

ORI # < data > ,SR

Attributes: Size = (Word)

**Description:** Performs an inclusive-OR operation of the immediate operand and register's contents and stores the result in the status register. All implement the status register are affected.

## **Condition Codes:**



X—Set if bit 4 of immediate operand is one; unchanged otherwise.

N—Set if bit 3 of immediate operand is one; unchanged otherwise.

Z—Set if bit 2 of immediate operand is one; unchanged otherwise.

V—Set if bit 1 of immediate operand is one; unchanged otherwise.

C—Set if bit 0 of immediate operand is one; unchanged otherwise.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	0	0	0	0	0	1	1	1	1	1	
16—BIT WORD DATA														

Assembler Syntax: PBcc. < size > < label >

Attributes: Size = (Word, Long)

**Description:** If the specified paged memory management unit condition is met, excontinues at location (PC) + displacement. The displacement is a twos cominteger that counts the relative distance in bytes. The value in the program cothe address of the displacement word(s). The displacement may be either 16 or

The condition specifier cc indicates the following conditions:

Specifier	Description	<b>Condition Field</b>			
BS	B set	000000			
LS	L set	000010			
SS	S set	000100			
AS	A set	000110			
WS	W set	001000			
IS	I set	001010			
GS	G set	001100			
CS	C set	001110			

Specifier	Description	<b>Condition Field</b>
BC	B clear	000001
LC	L clear	000011
SC	S clear	000101
AC	A clear	000111
WC	W clear	001001
IC	I clear	001011
GC	G clear	001101
CC	C clear	001111

#### PMMU Status Register: Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	1	SIZE		MC	C68851	CONDITION
	16-BIT DISPLACEMENT OR MOST SIGNIFICANT WORD OF 32-BITDISPLACEMENT												
	LEAST SIGNIFICANT WORD OF 32-BIT DISPLACEMENT (IF NEEDED)												

- U—Displacement is 16 bits.
- 1—Displacement is 32 bits.
- MC68851 Condition field—Specifies the coprocessor condition to be tested. is passed to the MC68851, which provides directives to the main proc processing this instruction.
- Word Displacement field—The shortest displacement form for MC68851 bra 16 bits.

Long-Word Displacement field—Allows a displacement larger than 16 bits.

Else No Operation Else TRAP

Assembler Syntax: PDBcc Dn, < label >

Attributes: Size = (Word)

**Description:** This instruction is a looping primitive of three parameters: an M condition, a counter (an MC68020 data register), and a 16-bit displacement instruction first tests the condition to determine if the termination condition for has been met. If so, the main processor executes the next instruction in the instruction in the termination condition is not true, the low-order 16 bits of the register are decremented by one. If the result is not D1, execution continue location specified by the current value of the program counter plus the signer 16-bit displacement. The value of the program counter used in the branch calculation is the address of the PDBcc instruction plus two.

The condition specifier cc indicates the following conditions:

Specifier	Description	<b>Condition Field</b>				
BS	B set	000000				
LS	L set	000010				
SS	S set	000100				
AS	A set	000110				
WS	W set	001000				
IS	l set	001010				
GS	G set	001100				
CS	C set	001110				

Specifier	Description	<b>Condition Field</b>		
BC	B clear	000001		
LC	L clear	000011		
SC	S clear	000101		
AC	A clear	000111		
WC	W clear	001001		
IC	l clear	001011		
GC	G clear	001101		
CC	C clear	001111		

MC

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	0	0	0	0	1	0	0	1	COUNT
0	0	0	0	0	0	0	0	0	0		MC	68851 0	CONDITION
						16-	BIT DISF	PLACEM	ENT				

### **Instruction Fields:**

- Register field—Specifies the data register in the main processor to be use counter.
- MC68851 Condition field—Specifies the MC68851 condition to be tested. The passed to the MC68851, which provides directives to the main processing this instruction.

Displacement field—Specifies the distance of the branch in bytes.

Assembler	PFLUSHA
Syntax:	PFLUSH FC,MASK
-	PFLUSH FC,MASK, < ea >

### Attributes: Unsized

**Description:** PFLUSH invalidates address translation cache entries. The instruct three forms. The PFLUSHA instruction invalidates all entries. When the instruction invalidates all entries for a specifies a function code and mask, the instruction invalidates all entries for a function code(s). When the instruction also specifies an < ea > , the instruction invalidates the page descriptor for that effective address entry in each selected code.

The mask operand contains three bits that correspond to the three function of Each bit in the mask that is set to one indicates that the corresponding bit or operand applies to the operation. Each bit in the mask that is zero indicates a and of the ignored function code. For example, a mask operand of 100 call instruction to consider only the most significant bit of the FC operand. If the FC is 001, function codes 000, 001, 010, and 011 are selected.

The FC operand is specified in one of the following ways:

- 1. Immediate—Three bits in the command word.
- Data Register—The three least significant bits of the data register spec the instruction.
- 3. Source Function Code (SFC) Register
- 4. Destination Function Code (DFC) Register

## **Condition Codes:**

Not affected.

## MMU Status Register:

Not affected.

4	4	4	1	0	0	0	0	0	0	EFFECTIVE ADD	RES
					0	0	0	0		0	MODE
0	0	1		MODE		0	0	MASK		FC	

### **Instruction Fields:**

Effective Address field—Specifies a control alterable address. The address to cache entry for this address is invalidated. Valid addressing modes a following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_	—	(xxx).W	111
An	_	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	_			
—(An)	_	—		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	

#### NOTE

The address field must provide the memory management unit with the effective address to be flushed from the address translation cache, not the effective address describing where the PFLUSH operand is located. For example, to flush the address translation cache entry corresponding to a logical address that is temporarily stored on top of the system stack, the instruction PFLUSH [(SP)] must be used since PFLUSH (SP) would invalidate the address translation cache entry mapping the system stack (i.e., the effective address passed to the memory management unit is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

- 110—Flush by function code and effective address.
- Mask field—Mask for selecting function codes. Ones in the mask corres applicable bits; zeros are bits to be ignored. When mode is 001, mask 000.
- FC field—Function code of entries to be flushed. If the mode field is 001, FC fi be 00000; otherwise:
  - 10XXX Function code is specified as bits XXX.
  - 01DDD Function code is specified as bits 2–0 of data register DDD.
    - 00000 Function code is specified as SFC register.
    - 00001 Function code is specified as DFC register.

	Else TRAP
Assembler	PFLUSH (An)
Syntax: Syntax:	PFLUSHN (An) PFLUSHA
Syntax:	PFLUSHAN

Attributes: Unsized

**Description:** Invalidates address translation cache entries in both the instruction address translation caches. The instruction has two forms. The PFLUSHA in invalidates all entries. The PFLUSH (An) instruction invalidates the entry address translation cache which matches the logical address in An and the function code.

The function code for PFLUSH is specified in the destination function code Destination function code values of 1 or 2 will result in flushing of user addres lation cache entries in both address translation caches; whereas, values of result in flushing of supervisor address translation cache entries. PFLUSH is a for destination function code values of 0, 3, 4, and 7 and may cause flush unexpected entry.

The PFLUSHN and PFLUSHAN instructions have a global option specified a date only nonglobal entries. For example, if only page descriptors for operatir code have the global bit set, these two PFLUSH variants can be used to flush address translation cache entries during task swaps.

## **Condition Codes:**

Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	1	0	1	0	0	0	OPM	ODE		REGI

## **Instruction Fields:**

Opmode field—Specifies the flush operation.

Opcode	Operation	Assembler Syntax
00	Flush page entry if not global	PFLUSHN (An)
01	Flush page entry	PFLUSH (An)
10	Flush all except global entries	PFLUSHAN
11	Flush all entries	PFLUSHA

Register field—Specifies the address register containing the effective addre flushed when flushing a page entry.

Assembler	PFLUSH (An)
Syntax:	PFLUSHN (An)

Attributes: Unsized

**Description:** This instruction should not be executed when using an MC68EC PFLUSH encoding suspends operation of the MC68EC040 for an indefinite time and subsequently continues with no adverse effects.

#### **Condition Codes:**

Not affected.

#### **Instruction Format:**

Postincrement Source and Destination

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	1	0	1	0	0	0	OPN	10DE	REG

## Instruction Fields:

Opmode field—Specifies the flush operation.

Opcode	Operation	Assembler Syntax
00	Flush page entry if not global	PFLUSHN (An)
01	Flush page entry	PFLUSH (An)
10	Flush all except global entries	PFLUSHAN
11	Flush all entries	PFLUSHA

Register field—Specifies the address register containing the effective addr flushed when flushing a page entry.

Operation:	If Supervisor State Then Address Translation Cache Entries For Destination A Are Invalidated Else TRAP
Assembler Syntax:	PFLUSHA PFLUSH FC,MASK PFLUSHS FC,MASK PFLUSH FC,MASK, < ea > PFLUSHS FC,MASK, < ea >
Attributes:	Unsigned

Description: PFLUSHA invalidates all entries in the address translation cache.

PFLUSH invalidates a set of address translation cache entries whose function bits satisfy the relation: (address translation cache function code bits and mass and MASK) for all entries whose task alias matches the task alias currently action the instruction is executed. With an additional effective address argument, I invalidates a set of address translation cache entries whose function code sation relation above and whose effective address field matches the corresponding b evaluated effective address argument. In both of these cases, address tracache entries whose SG bit is set will not be invalidated unless the PFLUSHS ified.

The function code for this operation may be specified as follows:

- 1. Immediate—The function code is four bits in the command word.
- Data Register—The function code is in the lower four bits of the MC680 register specified in the instruction.
- Source Function Code (SFC) Register—The function code is in the CF register. Since the SFC of the MC68020 has only three implemented b function codes \$0D\$7 can be specified in this manner.
- Destination Function Code (DFC) Register—The function code is in the DFC register. Since the DFC of the MC68020 has only three implement only function codes \$0D\$7 can be specified in this manner.

## PMMU Status Register: Not affected.

## **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2		
1	1	1	1	0	0	0	0	0	0	0			EFF	FECTIVE	EADDRESS
1											MODE		REG		
0	0	1		MODE	•	0		MA	SK	•			FC		

#### **Instruction Fields:**

Effective Address field—Specifies an address whose page descriptor is to b from (invalidated) the address translation cache. Only control alterable ad modes can be used as listed in the following table:

Mode	Register	Addressing Mode Mode
_	—	(xxx).W 111
_	_	(xxx).L 111
010	reg. number:An	# < data >
_	—	
_	_	
101	reg. number:An	(d <sub>16</sub> ,PC) —
110	reg. number:An	(d <sub>8</sub> ,PC,Xn) —
110	reg. number:An	(bd,PC,Xn) —
110	reg. number:An	([bd,PC,Xn] ,od) —
110	reg. number:An	([bd,PC],Xn ,od) —
		Image: marked state         Image: marked state           Image: marked state         Image: marked state

### NOTE

The effective address field must provide the MC68851 with the effective address of the entry to be flushed from the address translation cache, not the effective address describing where the PFLUSH operand is located. For example, in order to flush the address translation cache entry corresponding to a logical address that is temporarily stored on the top of the system stack, the instruction PFLUSH [(SP)] must be used since PFLUSH (SP) would invalidate the address translation cache entry mapping the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

- Mode field—Specifies how the address translation cache is to be flushed. 001—Flush all entries.
  - 100—Flush by function code only.
  - 101—Flush by function code including shared entries.
  - 110—Flush by function code and effective address.
  - 111—Flush by function code and effective address including shared entries
- Mask field—Indicates which bits are significant in the function code compare indicates that the bit position is not significant; a one indicates that the bit is significant. If mode = 001 (flush all entries), mask must be 0000.
- FC field—Function code of address to be flushed. If the mode field is 001 ( entries), function code must be 00000; otherwise:
  - 1DDDD Function code is specified as four bits DDDD.
  - 01RRR Function code is contained in CPU data register RRR.
  - 00000 Function code is contained in CPU SFC register.
  - 00001 Function code is contained in CPU DFC register.

Else TRAP

Assembler	
Syntax:	PFLUSHR < ea >

Attributes: Unsized

**Description:** The quad word pointed to by < ea > is regarded as a previously user the CPU root pointer register. The root pointer table entry matching this pointer register (if any) is flushed, and all address translation cache entries lo this value of CPU root pointer register (except for those that are globally sh invalidated. If no entry in the root pointer table matches the operand of this in no action is taken.

If the supervisor root pointer is not in use, the operating system should not PFLUSHR command to destroy a task identified by the current CPU root poister. It should wait until the CPU root pointer register has been loaded with pointer identifying the next task until using the PFLUSHR instruction. At any to cution of the PFLUSHR instruction for the current CPU root pointer register cacurrent task alias to be corrupted.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRE	ESS
I				0					0		MODE		R	REG
1	0	1	0	0	0	0	0	0	0	0	0	0	0	

the following table:

Addressing Mode	Mode	Register	Addressing Mode	
Dn	_	—	(xxx).W	
An	_	_	(xxx).L	
(An)	010	reg. number:An	# < data >	
(An) +	011	reg. number:An		
—(An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	

# NOTE

The effective address usage of this instruction is different than that of other PFLUSH variants.

	Else TRAP
Assembler	PLOADR FC, < ea >
Syntax:	PLOADW FC, < ea >

Attributes: Unsized

**Description:** For the MC68851, PLOAD searches the translation table for a tran the specified effective address. If one is found, it is flushed from the address t cache, and an entry is made as if a bus master had run a bus cycle. Used and bits in the table are updated as part of the table search. The MC68851 ig logical bus arbitration signals during the flush and load phases at the er instruction. This prevents the possibility of an entry temporarily disappearing address translation cache and causing a false table search.

This instruction will cause a paged memory management unit illegal operation tion (vector \$39) if the E-bit of the translation control register is clear.

The function code for this operation may be specified to be:

- 1. Immediate—The function code is specified as four bits in the commar
- Data Register—The function code is contained in the lower four bits in MC68020 data register specified in the instruction.
- 3. Source Function Code (SFC) Register—The function code is in the C register. Since the SFC of the MC68020 has only three implemented function codes \$0D\$7 can be specified in this manner.
- Destination Function Code (DFC) Register—The function code is in th DFC register. Since the DFC of the MC68020 has only three impleme only function codes \$0D\$7 can be specified in this manner.

attempted to access that address. Sets the used and modified bits appropriatel of the search. The instruction executes despite the value of the E-bit in the tracontrol register or the state of the MMUDIS signal.

The < function code > operand is specified in one of the following ways:

- 1. Immediate—Three bits in the command word.
- Data Register—The three least significant bits of the data register spec the instruction.
- 3. Source Function Code (SFC) Register
- 4. Destination Function Code (DFC) Register

The effective address field specifies the logical address whose translation loaded.

PLOADR causes U bits in the translation tables to be updated as if a read acc occurred. PLOADW causes U and M bits in the translation tables to be update write access had occurred.

#### PMMU Status Register: Not affected.

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	0	0		EFI	FECTIVE	E ADDRESS
I		1	1	0			0	0			MODE		REGI
0	0	1	0	0	0	R/W	0	0	0	0			FC

allowed as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	M
, luai oconig inouo	meae	nogiotoi	, iau ceenig meae	
Dn	-	—	(xxx).W	1
An	—		(xxx).L	1
(An)	010	reg. number:An	# < data >	-
(An) +	_	_		
—(An)	—	_		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	-
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	-
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	-
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	-
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	-

#### NOTE

The effective address field must provide the MC68851 with the effective address of the entry to be loaded into the address translation cache, not the effective address describing where the PLOAD operand is located. For example, to load an address translation cache entry to map a logical address that is temporarily stored on the system stack, the instruction PLOAD [(SP)] must be used since PLOAD (SP) would load an address translation cache entry mapping the system stack (i.e., the effective address passed to the MC68851 is the effective address formed by the operand located on the top of the stack).

R/W field—Specifies whether the tables should be updated for a read or a w 1—Read

0—Write

- 00000 Function code is contained in CPU SFC register.
- 00001 Function code is contained in CPU DFC register.
- FC field (MC68030)—Function code of address corresponding to entry to be 10XXX — Function code is specified as bits XXX.
  - 01DDD Function code is specified as bits 2–0 of data register DDD.
    - 00000 Function code is specified as SFC register.
    - 00001 Function code is specified as DFC register.

Assembler	PMOVE MRn, < ea >
Syntax:	PMOVE < ea > ,MRn
-	PMOVEFD < ea > ,MRn

Attributes: Size = (Word, Long, Quad)

**Description:** Moves the contents of the source effective address to the specified management unit register or moves the contents of the memory management register to the destination effective address.

The instruction is a quad-word (8 byte) operation for the CPU root pointer supervisor root pointer. It is a long-word operation for the translation control and the transparent translation registers (TT0 and TT1). It is a word operation MMU status register.

The PMOVEFD form of this instruction sets the FD-bit to disable flushing the translation cache when a new value loads into the supervisor root pointer, pointer, TT0, TT1 or translation control register (but not the MMU status regi

Writing to the following registers has the indicated side effects:

CPU Root Pointer—When the FD-bit is zero, it flushes the address translation of the operand value is invalid for a root pointer descriptor, the instruction memory management unit configuration error exception after moving the o the CPU root pointer.

Supervisor Root Pointer—When the FD-bit is zero, it flushes the address to cache. If the operand value is invalid as a root pointer descriptor, the instruct an memory management unit configuration error exception after moving the to the supervisor root pointer.

Translation Control Register—When the FD-bit is zero, it flushes the address tion cache. If the E-bit = 1, consistency checks are performed on the PS and If the checks fail, the instruction takes an memory management unit con exception after moving the operand to the translation control register. If the pass, the translation control register is loaded with the operand and the E-bit is

TT0, TT1—When the FD-bit is zero, it flushes the address translation cache. or disables the transparent translation register according to the E-bit written bit = 1, the transparent translation register is enabled. If the E- bit = 0, the r disabled.

### MMU Status Register:

Not affected (unless the MMU status register is specified as the destination or

## **Instruction Format:**

SRP, CRP, and TC Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0	EFFECTIVE A				
									MODE		F	REGI		
0	1	0	P-	REGIST	ER	R/W	FD	0	0	0	0	0	0	C

## **Instruction Fields:**

Effective Address field—Specifies the memory location for the transfer. Only alterable addressing modes can be used as in the following table:

Addressing Mode	Addressing Mode Mode Register		Addressing Mode	Mode
Dn	—		(xxx).W	111
An	—		(xxx).L	111
(An)	010	reg. number:An	# < data >	—
(An) +	—			
—(An)	—			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	—
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	—
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	—
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	—

MC

011—CPU Root Pointer

R/W field—Specifies the direction of transfer.

0—Memory to memeory management unit register.

1—Memeory management unit register to memory.

- FD field—Disables flushing of the address translation cache on writes to management unit registers.
  - 0—Address translation cache is flushed.
  - 1—Address translation cache is not flushed.

#### Instruction Format:

MMU Status Register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	0	0	0	0	0	EFFECTIVE ADDRES				
1	· ·	· ·						0			MODE		F	REG
0	1	1	0	0	0	R/W	0	0	0	0	0	0	0	

#### Instruction Fields:

Effective Address field—Specifies the memory location for the transfer alterable addressing modes shown for supervisor root pointer register app

R/W field—Specifies the direction of transfer.

0-Memory to MMU status register.

1—MMU status register to memory.

## NOTE

The syntax of assemblers for the MC68851 use the symbol PMMU status register for the MMU status register.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	1	1	1	1	0	0	0	0	0	0	EFFECTIVE ADDR				SS
	'			'			0					MODE		R	EGI
[	0	0	0	P-REGISTER			R/W	FD	0	0	0	0	0	0	C

## **Instruction Fields:**

Effective Address field—Specifies the memory location for the transfer. alterable addressing modes shown for supervisor root pointer register appl

P-Register field—Specifies the transparent translation register.

010—Transparent Translation Register 0

011—Transparent Translation Register 1

R/W field—Specifies the direction of transfer.

0-Memory to MMU status register.

1—MMU status register to memory.

FD field—Disables flushing of the address translation cache.

0—Address translation cache is flushed.

1—Address translation cache does not flush.

Assembler	PMOVE MRn, < ea >
Syntax:	PMOVE < ea > ,MRn

Attributes: Size = (Word, Long, Quad)

**Description:** Moves the contents of the source effective address to an access register or moves the contents of an access control register to the destination address.

The instruction is a long-word operation for the access control registers (AC1). It is a word operation for the access control unit status register (ACUS

Writing to the ACx registers enables or disables the access control register a to the E-bit written. If the E-bit = 1, the access control register is enabled. If to 0, the register is disabled

# **Condition Codes:**

Not affected.

# ACUSR:

Not affected unless the ACUSR is specified as the destination operand.

# **Instruction Format:**

ACUSR

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	1	1	1	1	0	0	0	0	0	0		EF MODE	FECTIVE	i .	ESS REG
Ī	0	1	1	0	0	0	R/W	0	0	0	0	0	0	0	

# **Instruction Fields:**

Effective Address field—Specifies the memory location for the transfer.

R/W field—Specifies the direction of transfer.

0—Memory to ACUSR

1—ACUSR to memory

symbols TT0 and TT1 for AC0 and AC1.

# **Instruction Format:**

ACx Registers

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1											
1	1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	EADDRE	ESS
1	1	1		0	0 0	0 0	0 0	0	0		MODE		F	REGI											
0	0	0	P-	REGIST	ER	R/W	0	0	0	0	0	0	0	C											

# **Instruction Fields:**

Effective Address field—Specifies the memory location for the transfer.

P-Register field—Specifies the ACx register. 001—Access Control Register 0 011—Access Control Register 1

R/W field—Specifies the direction of transfer.

0—Memory to ACUSR

1—ACUSR to memory

	Else TRAP
Assembler Syntax:	PMOVE < PMMU Register > , < ea > PMOVE < ea > , < PMMU Register >
Attributes:	Size = (Byte, Word, Long, Double Long)

**Description:** The contents of the MC68851 register copies to the address specifie > , or the data at < ea > copies into the MC68851 register.

The instruction is a quad-word operation for CPU root pointer, supervisor root and DMA root pointer registers. It is a long-word operation for the translation register and a word operation for the breakpoint acknowledge control, b acknowledge data, access control, PMMU status, and PMMU cache status PMOVE is a byte operation for the current access level, valid access level, a change control registers.

The following side effects occur when data is read into certain registers:

CPU Root Pointer—Causes the internal root pointer table to be searched new value. If there is no matching value, an entry in the root pointer table is for replacement, and all address translation cache entries associated replaced entry are invalidated.

Supervisor Root Pointer—Causes all entries in the address translation c were formed with the supervisor root pointer (even globally shared entri invalidated.

DMA Root Pointer—Causes all entries in the address translation cache formed with the DMA root pointer (even globally shared entries) to be inv

Translation Control Register—If data written to the translation control attempts to set the E-bit and the E-bit is currently clear, a consistency che formed on the IS, TIA, TIB, TIC, TID, and PS fields.

# **Instruction Format 1:**

# PMOVE to/from TC, CRP, DRP, SRP, CAL, VAL, SCC, AC

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1																										
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	EADDRE	ESS																										
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1				'	1	1	· ·									MODE		F	EGI
0	1	0	P-	REGIST	ER	R/W	0	0	0	0	0	0	0	C																										

# **Instruction Fields:**

Effective Address field—for memory-to-register transfers, any addressing allowed as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn*	000	reg. number:Dn	(xxx).W	111
An*	001	reg. number:An	(xxx).L	111
(An)	010	reg. number:An	# < data >	111
(An) +	011	reg. number:An		
—(An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	111
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	111

\*PMOVE to CRP, SRP, and DMA root pointer not allowed with these modes

Addressing Mode	Mode	Register		Addressing Mode	Mode
Dn*	000	reg. number:Dn		(xxx).W	111
An*	001	reg. number:An		(xxx).L	111
(An)	010	reg. number:An		# < data >	—
(An) +	011	reg. number:An			
—(An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	—
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	—
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	—
([bd,An,Xn] ,od)	110	reg. number:An		([bd,PC,Xn] ,od)	—
([bd,An],Xn ,od)	110	reg. number:An		([bd,PC],Xn ,od)	—

\*PMOVE to CRP, SRP, and DMA root pointer not allowed with these modes

Register field—Specifies the MC68851 register.

- 000—Translation Control Register
- 001—DMA Root Pointer
- 010—Supervisor Root Pointer
- 011—CPU Root Pointer
- 100—Current Access Level
- 101—Valid Access Level
- 110—Stack Change Control Register
- 111—Access Control Register

#### R/W field—Specifies the direction of transfer.

- 0—Transfer < ea > to MC68851 register.
- 1—Transfer MC68851 register to < ea >.

# **Instruction Format 2:**

#### PMOVE to/from BADx, BACx

15	14	13	12	11	10	9	8	7	6	5	4 3	2																	
1	1	1 1 1 0 0 0 0 0		0			0	0	0	0		0	0	0		EFFECTIV	EADDRES												
				I		I		1					1	1	1	1	1	'	'			0		0	0		0		MODE
0	1	1	P-	REGIST	ER	R/ W	0	0	0	0	NUM																		

P-Register field—Specifies the type of MC68851 register.

100—Breakpoint Acknowledge Data

101—Breakpoint Acknowledge Control

R/W field—Specifies the direction of transfer.

0—Transfer < ea > to MC68851 register

1—Transfer MC68851 register to < ea >

Num field—Specifies the number of the BACx or BADx register to be used.

# **Instruction Format 3:**

PMOVE to/from PSR, from PCSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF MODE	FECTIVE	E ADDRE	ESS REGI
0	1	1	P-	REGIST	ER	R/W	0	0	0	0	0	0	0	C

# Instruction Fields:

Effective Address field—Same as format 1.

P Register field—Specifies the MC68851 register.

000 — PMMU Status Register

001 — PMMU Cache Status Register

R/W field—Specifies direction of transfer.

0—Transfer < ea > to MC68851 register.

1—Transfer MC68851 register to < ea > (must be one to access PMMU ca status register using this format).

# Else TRAP

Assembler Syntax: PRESTORE < ea >

Attributes: Unsized, Privileged

**Description:** The MC68851 aborts execution of any operation in prographic programmer registers and internal states are loaded from the state frame local effective address. The first word at the specified address is the format word of frame, specifying the size of the frame and the revision number of the MC6 created it. The MC68020 writes the first word to the MC68851 restore coprinterface register, initiating the restore operation. Then it reads the coprocessor interface register to verify that the MC68851 recognizes the frame size revision number does not match. If the format is invalid, the MC68020 takes exception, and the MC68851 returns to the idle state with its user visible unchanged. However, if the format is valid, then the appropriate state frame starting at the specified location and proceeding up through the higher addreses.

The PRESTORE instruction restores the nonuser visible state of the MC6888 as the PMMU status register, CPU root pointer, supervisor root pointer, curre level, valid access level, and stack change control registers of the user progradel. In addition, if any breakpoints are enabled, all breakpoint acknowledge and breakpoint acknowledge data registers are restored. This instruction is the of the PSAVE instruction.

The current implementation of the MC68851 supports four state frame sizes

- NULL: This state frame is 4 bytes long, with a format word of \$0. A PREST this size state frame places the MC68851 in the idle state with no of sor or module operations in progress.
- IDLE: This state frame is 36 (\$24) bytes long. A PRESTORE with this s frame causes the MC68851 to place itself in an idle state with no of sor operations in progress and no breakpoints enabled. A module may or may not be in progress. This state frame restores the minin MC68851 registers.

BREAKPOINTS ENABLED: This state frame is 76 (\$4C) bytes long. A PRE with this size state frame restores all breakpoint registers, along w states. A coprocessor operation may or may not be in progress.

PMMU Status Register: Set according to restored data.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0 1 0 1 EFFECTIV		1	E ADDRESS			
ļ	I	I		I	0	I		MODE		REGI			

# **Instruction Fields:**

Effective Address field—Specifies the source location. Only control or post-in addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_		(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	—
(An) +	011	reg. number:An		
—(An)	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	111
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	111

MC

# Else TRAP

Assembler	
Syntax:	PSAVE < ea >

Attributes: Unsized, Privileged

**Description:** The MC68851 suspends execution of any operation that it is perfor saves its internal state and some programmer registers in a state frame local effective address. The following registers are copied: PMMU status, co pointer, supervisor root pointer, current access level, valid access level, a change control. If any breakpoint is enabled, all breakpoint acknowledge con breakpoint acknowledge data registers are copied. After the save operation MC68851 is in an idle state waiting for another operation to be requested. Proregisters are not changed.

The state frame format saved by the MC68851 depends on its state at the ti PSAVE operation. In the current implementation, three state frames are post

- IDLE: This state frame is 36 (\$24) bytes long. A PSAVE of this size state fricates that the MC68851 was in an idle state with no coprocessor of in progress and no breakpoints enabled. A module call operation mot have been in progress when this state frame was saved.
- MID-COPROCESSOR: This state frame is 44 (\$2C) bytes long. A PSAVE of frame indicates that the MC68851 was in a state with a coprocessor ule call operation in progress and no breakpoints enabled.
- BREAKPOINTS ENABLED: This state frame is 76 (\$4C) bytes long. A PSA' size state frame indicates that one or more breakpoints were en coprocessor or module call operation may or may not have been in particular states and the states of the st

PMMU Status Register: Not affected

ſ	4	4	4	4	0	0	0	4	0	0	EFFECTIVE ADDRE	
	I	I	I	1	0	0	0	1	0	0	MODE	REGI

# **Instruction Fields:**

Effective Address field—Specifies the destination location. Only co predecrement addressing modes can be used as listed in the following tab

Addressing Mode	Mode	Register	]	Addressing Mode	Mode
Dn	_	_		(xxx).W	111
An	_	_		(xxx).L	111
(An)	010	reg. number:An		# < data >	_
(An) +	_	_			
—(An)	100	reg. number:An			
(d <sub>16</sub> ,An)	101	reg. number:An	1	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	1	(bd,PC,Xn)	—
([bd,An,Xn] ,od)	110	reg. number:An	1	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An	1	([bd,PC],Xn ,od)	—

# Else 0s $\rightarrow$ Destination Else TRAP

Assembler Syntax: PScc < ea >

Attributes: Size = (Byte)

**Description:** The specified MC68851 condition code is tested. If the condition is byte specified by the effective address is set to TRUE (all ones); otherwise, th set to FALSE (all zeros).

The condition code specifier cc may specify the following conditions:

Specifier	Description	<b>Condition Field</b>	Specifier	Description	Con
BS	B set	000000	BC	B clear	(
LS	L set	000010	LC	L clear	
SS	S set	000100	SC	S clear	
AS	A set	000110	AC	A clear	(
WS	W set	001000	WC	W clear	(
IS	l set	001010	IC	l clear	
GS	G set	001100	GC	G clear	(
CS	C set	001110	CC	C clear	

PMMU Status Register: Not affected

4	4	4	4	0	0	0	0	0	4	MODE	ADDRESS
I	1	I		0	0	0	0	0	1	MODE	REGI
0	0	0	0	0	0	0	0	0	0	MC68851 (	CONDITION

# **Instruction Fields:**

Effective Address field—Specifies the destination location. Only data a addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	000	reg. number:Dn	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	011	reg. number:An		
—(An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	_
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	—

MC68851 Condition field—Specifies the coprocessor condition to be tested. T is passed to the MC68851, which provides directives to the main proceprocessing this instruction. - -

Assembler	PTESTR FC, < ea > ,# < level >
Syntax:	PTESTR FC, < ea > ,# < level > ,An
	PTESTW FC, < ea > ,# < level >
	PTESTW FC, < ea > ,# < level > ,An

# Attributes: Unsized

**Description:** This instruction searches the address translation cache or the translation of either read or write accesses the physical address of the last tables to able to obtain the search of the search of the search of the translation tables to obtain accessed during the search in the specified address register. The PTEST is searches the address translation cache or the translation tables to obtain formation, but alters neither the used or modified bits of the translation table address translation cache. When the level operand is zero, only the translation of either read or write accesses causes the operations of the PTESTW to return different results.

The < function code > operand is specified as one of the following:

- 1. Immediate—Three bits in the command word.
- 2. Data Register—The three least significant bits of the data register spetthe instruction.
- 3. Source Function Code (SFC) Register
- 4. Destination Function Code (DFC) Register

The effective address is the address to test. The < level > operand specifies of the search. Level 0 specifies searching the addrass translation cache on 1-7 specify searching the translation tables only. The search ends at the level. A level 0 test does not return the same MMU status register values as a nonzero level number.

Execution of the instruction continues to the requested level or until detection the following conditions:

- Invalid Descriptor
- Limit Violation
- Bus Error Assertion (Physical Bus Error)

If there is a parameter specification for a translation table search, the physical of the last descriptor successfully fetched loads into the address register. A s fully fetched descriptor occurs only if all portions of the descriptor can be rea MC68030 without abnormal termination of the bus cycle. If the root pointer's indicates page descriptor, the returned address is \$0. For a long descriptor address of the first long word is returned. The size of the descriptor (short or not returned and must be determined from a knowledge of the translation tab

# **Condition Codes:**

Not affected.

# MMUSR:

В	L	S		W	I	М			Т				Ν
*	*	*	0	*	*	*	0	0	0	0	0	0	*

MMUSR Bit	PTEST, Level 0	PTEST, Levels 1–7
Bus Error (B)	This bit is set if the bus error bit is set in the ATC entry for the specified logical address.	This bit is set if a bus error is encounte during the table search for the PTEST struction.
Limit (L)	This bit is cleared.	This bit is set if an index exceeds a lim during the table search.
Supervis or Violatio n (S)	This bit is cleared.	This bit is set if the S-bit of a long (S) for table descriptor or long format page de scriptor encountered during the search set and if the FC2-bit of the function co specified by the PTEST instruction is r equal to one. The S-bit is undefined if t bit is set.
Write Protecte d (W)	The bit is set if the WP-bit of the ATC entry is set. It is undefined if the I-bit is set.	This bit is set if a descriptor or page de scriptor is encountered with the WP-bit during the table search. The W-bit is un fined if the I-bit is set.
Invalid (I)	This bit indicates an invalid translation. The I- bit is set if the translation for the specified logical address is not resident in the ATC or if the B-bit of the corresponding ATC en- try is set.	This bit indicates an invalid translation. I-bit is set if the DT field of a table or a p descriptor encountered during the sea is set to invalid or if either the B or L bit the MMUSR are set during the table search.
Modified (M)	This bit is set if the ATC entry correspond- ing to the specified address has the modi- fied bit set. It is undefined if the I-bit is set.	This bit is set if the page descriptor for specified address has the modified bit It is undefined if I-bit is set.
Transparent (T)	This bit is set if a match occurred in either (or both) of the transparent translation reg- isters (TT0 or TT1).	This bit is set to zero.
Number of Levels (N)	This 3-bit field is set to zero.	This 3-bit field contains the actual num of tables accessed during the search.

Γ	4	4	4	4	0	0	0	0	0	0	EFFE MODE GISTER	FECTIVE	ADDRESS
	1	1	I		0	0	0	0	0	0	MODE		REGI
	1	0	0		LEVEL		R/W	А		REGI	STER		FC

# Instruction Fields:

Effective Address field—Specifies the logical address to be tested. Only alterable addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	_	_	(xxx).W	111
An	_		(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	_			
—(An)	_			
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	—
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)	—

- Level field—Specifies the highest numbered level to be searched in the table this field contains 0, the A field and the register field must also be instruction takes an F-line exception when the level field is 0 and the A field 0.
- R/W field—Specifies simulating a read or write bus cycle (no difference for M MMU).
  - 0-Write
  - 1—Read

A field—Specifies the address register option.

- 0-No address register.
- Return the address of the last descriptor searched in the address regist ified in the register field.

FC field—Function code of address to be tested.

10XXX — Function code is specified as bits XXX.

01DDD — Function code is specified as bits 2–0 of data register DDD

00000 — Function code is specified as source function code register.

00001 — Function code is specified as destination function code regi

Assembler	PTESTR FC, < ea >

Syntax: PTESTW FC, < ea >

# Attributes: Unsized

**Description:** This instruction searches the access control registers for the descriptor corresponding to the < ea > field and sets the bit of the access constatus register (ACUSR) according to the status of the descriptor.

The < function code > operand is specified in one of the following ways:

- 1. Immediate—Three bits in the command word.
- Data Register—The three least significant bits of the data register spec the instruction.
- 3. Source Function Code (SFC) Register
- 4. Destination Function Code (DFC) Register

The effective address is the address to test.

# **Condition Codes:**

Not affected.

# ACUSR:

[	Х	х	х	0	х	х	х	0	0	AC	0	0	0	х	Х
x = May be 0 or 1															

x = May be 0 or 1.

The AC-bit is set if a match occurs in either (or both) of the access control reg

# Instruction Format:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1																		
Γ	1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRESS																		
	1	'	'	'	U	U	0	U	0	0	0	0	0	0	0	0	0	0	U	0	U	0	0	0	0	0				MODE		REGI
	1	0	0	0	0	0	R/W	0	R	EGISTE	R			FC																		

#### alterable addressing modes can be used as listed in the following table:

Addressing Mode	Mode	Register		Addressing Mode	Mode
Dn	—			(xxx).W	111
An	—			(xxx).L	111
(An)	010	reg. number:An		# < data >	_
(An) +	_				
—(An)	_	_			
(d <sub>16</sub> ,An)	101	reg. number:An		(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,An,Xn)	110	reg. number:An		(d <sub>8</sub> ,PC,Xn)	_
(bd,An,Xn)	110	reg. number:An		(bd,PC,Xn)	_
([bd,An,Xn] ,od)	110	reg. number:An		([bd,PC,Xn] ,od)	_
([bd,An],Xn ,od)	110	reg. number:An		([bd,PC],Xn ,od)	_

R/W field—Specifies simulating a read or write bus cycle.

0-Write

1—Read

Register field—Specifies an address register for the instruction. When the contains 0, this field must contain 0.

# FC field—Function code of address to be tested.

- 10XXX Function code is specified as bits XXX.
- 01DDD Function code is specified as bits 2-0 of data register DDD
  - 00000 Function code is specified as source function code register.
  - 00001 Function code is specified as destination function code regi

# NOTE

Assembler syntax for the MC68030 is PTESTR FC, < ea > ,#0 and PTESTW FC, < ea > ,#0.

Assembler	PTESTR (An)

# Syntax: PTESTW (An)

# Attributes: Unsized

**Description:** This instruction searches the translation tables for the page decorresponding to the test address in An and sets the bits of the MMU status according to the status of the descriptors. The upper address bits of the translation address are also stored in the MMU status register. The PTESTR insimulates a read access and sets the U-bit in each descriptor during table set PTESTW simulates a write access and also sets the M-bit in the descript address translation cache entry, and the MMU status register.

A matching entry in the address translation cache (data or instruction) specifie function code will be flushed by PTEST. Completion of PTEST results in the of a new address translation cache entry. The specification of the function cod test address is in the destination function code (DFC) register. A PTEST ins with a DFC value of 0, 3, 4, or 7 is undefined and will return an unknown value MMUSR.

Execution of the instruction continues until one of the following conditions occ

- Match with one of the two transparent translation registers.
- Transfer Error Assertion (physical transfer error)
- Invalid Descriptor
- Valid Page Descriptor

# Condition Codes:

Not affected.

# MMU Status Register:

PHYSICAL ADDRESS	В	G	U1	U0	S	CM	М		W	Т
*	*	*	*	*	*	*	*	0	*	*

- Physical Address—This 20-bit field contains the upper bits of the translated address. Merging these bits with the lower bits of the logical address actual physical address.
- Bus Error (B)—Set if a transfer error is encountered during the table search PTEST instruction. If this bit is set, all other bits are zero.
- Globally Shared (G)—Set if the G-bit is set in the page descriptor.
- User Page Attributes (U1, U0)—Set if corresponding bits in the page descripto
- Supervisor Protection (S)—Set if the S-bit in the page descriptor is set. This not indicate that a violation has occurred.
- Cache Mode (CM)-This 2-bit field is copied from the CM-bit in the page des
- Modified (M)—Set if the M-bit is set in the page descriptor associated with the
- Write Protect (W)—Set if the W-bit is set in any of the descriptors encounter the table search. Setting of this bit does not indicate that a violation occ
- Transparent Translation Register Hit (T)—Set if the PTEST address ma instruction or data transparent translation register and the R-bit is set; all are zero.
- Resident (R)—Set if the PTEST address matches a transparent translation r if the table search completes by obtaining a valid page descriptor.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	1	0	1	0	1	R/W	0	1	REC

#### Instruction Fields:

R/W field—Specifies simulating a read or write bus transfer.

- 0-Write
- 1—Read

Register field—Specifies the address register containing the effective addre instruction.

Assembler	PTESTR (An)
Syntax:	PTESTW (An)

**Description:** This instruction must not be executed on an MC68EC040. This instruction may cause extraneous bus cycles to occur and may result in unexpected extrapes.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	1	0	1	0	1	R/W	0	1	REGI

#### **Instruction Fields:**

R/W field—Specifies simulating a read or write bus transfer.

0—Write 1—Read

Register field—Specifies the address register containing the effective addres instruction.

Assembler	PTESTR FC, < ea > ,# < level > ,(An)
Syntax:	PTESTW FC, < ea > ,# < level > ,(An)

**Description:** If the E-bit of the translation control register is set, information about t address specified by FC and < ea > is placed in the PMMU status register. It of the translation control register is clear, this instruction will cause a paged management unit illegal operation exception (vector \$39).

The function code for this operation may be specified as follows:

- 1. Immediate—The function code is four bits in the command word.
- 2. Data Register—The function code is in the lower four bits in the MC68 register specified in the instruction.
- Source Function Code (SFC) Register—The function code is in the SFC in the CPU. Since the SFC of the MC68020 has only three implement only function codes \$0D\$7 can be specified in this manner.
- Destination Function Code (DFC) Register—The function code is in the register in the CPU. Since the DFC of the MC68020 has only three implibits, only function codes \$0D\$7 can be specified in this manner.

The effective address field specifies the logical address to be tested.

The  $\# < \text{level} > \text{parameter specifies the depth to which the translation table searched. A value of zero specifies a search of the address translation cache ues 1–7 cause the address translation cache to be ignored and specify the number of descriptors to fetch.$ 

# NOTE

Finding an address translation cache entry with < level > set to zero may result in a different value in the PMMU status register than forcing a table search. Only the I, W, G, M, and C bits of the PMMU status register are always the same in both cases.

are not modified by this instruction.

If there is a specified address register parameter, the physical address of the cessfully fetched descriptor is loaded into the address register. A descriptor is s fully fetched if all portions of the descriptor can be read by the MC68851 abnormal termination of the bus cycle. If the DT field of the root pointer used i page descriptor, the returned address is \$0.

The PTEST instruction continues searching the translation tables until reac requested level or until a condition occurs that makes further searching imposs a DT field set to invalid, a limit violation, or a bus error from memory). The info in the PMMU status register reflects the accumulated values.

#### **PMMU Status Register:**

Bus Error (B)—Set if a bus error was received during a descriptor fetch, or if = 0 and an entry was found in the address translation cache with its BERF cleared otherwise.

Limit (L)-Set if the limit field of a long descriptor was exceeded; cleared other

- Supervisor Violation (S)—Set if a long descriptor indicated supervisor-only acc the < fc > parameter did not have bit 2 set; cleared otherwise.
- Access Level Violation (A)—If PTESTR was specified, set if the RAL field of descriptor would deny access. If PTESTW was specified, set if a WAL or I of a long descriptor would deny access; cleared otherwise.
- Write Protection (W)—Set if the WP-bit of a descriptor was set or if a WAL f long descriptor would deny access; cleared otherwise.
- Invalid (I)—Set if a valid translation was not available; cleared otherwise.
- Modified (M)—If the tested address is found in the address translation cache, s value of the M-bit in the address translation cache. If the tested address in the translation table, set if the M-bit of the page descriptor is set; otherwise.

Globally Shared (C)-Set if the address is globally shared; cleared otherwise

Level Number (N)—Set to the number of levels searched. A value of zero inclearly termination of the table search in the root pointer (DT = page des the level specification was not zero. If the level specification was zero, N set to zero.

# **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	0	0	0	0	0		EFF	ECTIVE	E ADDRESS
I	'		'				0	0	0		MODE		REG
1	0	0		LEVEL		R/W	A-	REGIST	ER			F	C

following table:

Mode 111 111

\_

MC

Addressing Mode	Mode	Register	Addressing Mode
Dn	_	—	(xxx).W
An	_	—	(xxx).L
(An)	010	reg. number:An	# < data >
(An) +	_	—	
—(An)	_	—	
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)
([bd,An,Xn] ,od)	110	reg. number:An	([bd,PC,Xn] ,od)
([bd,An],Xn ,od)	110	reg. number:An	([bd,PC],Xn ,od)

# NOTE

The effective address field must provide the MC68851 with the effective address of the logical address to be tested, not the effective address describing where the PTEST operand is located. For example, to test a logical address that is temporarily stored on the system stack, the instruction PTEST [(SP)] must be used since PTEST (SP) would test the mapping of the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

- 1—Read
- 0-Write
- A-Register field—Specifies the address register in which to load the last of address.
  - 0xxx Do not return the last descriptor address to an address regi
  - 1RRR Return the last descriptor address to address register RRR

### NOTE

When the PTEST instruction specifies a level of zero, the A-register field must be 0000. Otherwise, an F-line exception is generated.

FC field—Function code of address to test.

- 1DDDD Function code is specified as four bits DDDD.
- 01RRR Function code is contained in CPU data register RRR.
  - 00000 Function code is contained in CPU source function code re
  - 00001 Function code is contained in CPU destination function cod register.

# Else TRAP

Assembler	PTRAPcc
Syntax:	PTRAPcc.W # < data > PTRAPcc.L # < data >

Attributes: Unsized or Size = (Word, Long)

**Description:** If the selected MC68851 condition is true, the processor initiates e processing. The vector number is generated referencing the cpTRAPcc e vector; the stacked program counter is the address of the next instruction selected condition is not true, no operation is performed, and execution contine the next instruction. The immediate data operand is placed in the next word(s) the MC68851 condition and is available for user definition to be used within handler. Following the condition word, there may be a user-defined data operation is performed as immediate data, to be used by the trap handler.

The condition specifier cc may specify the following conditions:

Specifier	Description	<b>Condition Field</b>	Specifier	Description	Cond
BS	B set	000000	BC	B clear	0
LS	L set	000010	LC	L clear	0
SS	S set	000100	SC	S clear	0
AS	A set	000110	AC	A clear	0
WS	W set	001000	WC	W clear	0
IS	l set	001010	IC	l clear	0
GS	G set	001100	GC	G clear	0
CS	C set	001110	CC	C clear	0

PMMU Status Register: Not affected

1	1	1	1	0	0	0	0	0	1	1	1	1	OP
0	0	0	0	0	0	0	0	0	0		MC	C68851 (	CONDITION
16-BIT OPERAND OR MOST SIGNIFICANT WORD OF 32-BIT OPERAND (IFNEEDED)													D)
LEAST SIGNIFICANT WORD OF 32-BIT OPERAND (IF NEEDED)													

# **Instruction Fields:**

Opmode field—Selects the instruction form.

- 010 Instruction is followed by one operand word.
- 011 Instruction is followed by two operand words.
- 100 Instruction has no following operand words.
- MC68851 Condition field—Specifies the coprocessor condition to be tested. is passed to the MC68851, which provides directives to the main proc processing this instruction.

Assembler	PVALID VAL, < ea >
Syntax:	PVALID An, < ea >

Attributes: Size = (Long)

**Description:** The upper bits of the source, VAL or An, compare with the upper bit destination, < ea > . The ALC field of the access control register defines the nubits compared. If the upper bits of the source are numerically greater th privileged than) the destination, they cause a memory management accelerception. Otherwise, execution continues with the next instruction. If the MC the access control register = 0, then this instruction always causes a paged management unit access level exception.

PMMU Status Register: Not affected.

# Instruction Format 1:

#### VAL Contains Access Level to Test Against

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1					
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	EADDRE	ESS					
		1	'	U	0	0	0	0	0		0	0	0	0		MODE		F	REGI
0	0	1	0	1	0	0	0	0	0	0	0	0	0	0					

be used as listed in the following table:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	_	_
—(An)	_	_
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An
(bd,An,Xn)	110	reg. number:An
([bd,An,Xn] ,od)	110	reg. number:An
([bd,An],Xn ,od)	110	reg. number:An

Addressing Mode	Mode
(xxx).W	111
(xxx).L	111
# < data >	_
(d <sub>16</sub> ,PC)	_
(d <sub>8</sub> ,PC,Xn)	_
(bd,PC,Xn)	—
([bd,PC,Xn] ,od)	_
([bd,PC],Xn ,od)	_

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	
	1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRESS	
	I	I	1		0	0				0	0		MODE		REGI
ĺ	0	0	1	0	1	0	0	0	0	0	0	0	0	REGI	

# **Instruction Fields:**

Effective Address field—Specifies the logical address to be evaluated and co against specified main processor address register. Only control alterable ad modes can be used as listed in the following table:

Addressing Mode	Mode	Register
Dn	_	_
An	_	_
(An)	010	reg. number:An
(An) +	_	_
—(An)	_	_
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An
(bd,An,Xn)	110	reg. number:An
([bd,An,Xn] ,od)	110	reg. number:An
([bd,An],Xn ,od)	110	reg. number:An

# NOTE

The effective address field must provide the MC68851 with the effective address of the logical address to be validated, not the effective address describing where the PVALID operand is located. For example, to validate a logical address that is temporarily stored on the system stack, the instruction PVALID VAL,[(SP)] must be used since PVALID VAL,(SP) would validate the mapping on the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

Register field—Specifies the main processor address register to be used compare.

Assembler	
Syntax:	RESET

**Description:** Asserts the RSTO signal for 512 (124 for MC68000, MC6 MC68HC000, MC68HC001, MC68008, MC68010, and MC68302) clock resetting all external devices. The processor state, other than the program of unaffected, and execution continues with the next instruction.

# **Condition Codes:**

Not affected.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	1	0	0	1	1	1	0	0	1	1	1	0	0	

	 	3 - (- )
Else TRAP		

Assembler	
Syntax:	RTE

**Description:** Loads the processor state information stored in the exception state located at the top of the stack into the processor. The instruction examines the format field in the format/offset word to determine how much information restored.

# **Condition Codes:**

Set according to the condition code bits in the status register value restored stack.

# **Instruction Format:**

	14				• •	-	-	-	-	-	-	-	_	-
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1

# Format/Offset Word (in Stack Frame):

MC68010, MC68020, MC68030, MC68040, CPU32

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	FOR	MAT		0	0				١	/ECTOR	OFFSE	Т		

# Format Field of Format/Offset Word:

Contains the format code, which implies the stack frame size (including the offset word). For further information, refer to **Appendix B Exception Pro Reference**.

Assembler	
Syntax:	STOP # < data >

**Description:** Moves the immediate operand into the status register (both supervisor portions), advances the program counter to point to the next instructions stops the fetching and executing of instructions. A trace, interrupt, or reset causes the processor to resume instruction execution. A trace exception instruction tracing is enabled (T0 = 1, T1 = 0) when the STOP instruction execution. If an interrupt request is asserted with a priority higher than the pri set by the new status register value, an interrupt exception occurs; other interrupt request is ignored. External reset always initiates reset exception processor.

# **Condition Codes:**

Set according to the immediate operand.

# Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	1	0	0	1	1	1	0	0	1	1	1	0	0	
	IMMEDIATE DATA													

### **Instruction Fields:**

Immediate field—Specifies the data to be loaded into the status register.

# CPU32 INSTRUCTIONS

This section describes the instructions provided for the CPU32. The CPU32 car object code from an MC68000 and MC68010 and many of the instructions of the M

There are three new instructions provided for the CPU32: enter background mode low-power stop (LPSTOP), and table lookup and interpolate (TBLS, TBLSN, TI TBLUN). Table 7-1 lists the MC68020 instructions not supported by the CPU32.

Mnemonic	Description
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
CALLM	CALL Module
CAS	Compare and Swap Operands
CAS2	Compare and Swap Dual Operands
срВсс	Branch on Coprocessor Condition
cpDBcc	Test Coprocessor Condition Decrement and Branch
cpGEN	Coprocessor General Function
cpRESTORE	Coprocessor Restore Function
cpSAVE	Coprocessor Save Function
cpScc	Set on Coprocessor Condition
cpTRAPcc	Trap on Coprocessor Condition
RTM	Return from Module
PACK	Pack BCD
UNPK	Unpack BCD

Table 7-1. MC68020 Instructions Not Supported

Syntax	MC68000 MC68010	CPU32	м
Rn	Х	Х	
(An)	Х	Х	
(An) +	Х	Х	
– (An)	Х	Х	
(d <sub>16</sub> ,An)	Х	Х	
(d <sub>8</sub> ,An,Xn)	x	х	
(d <sub>8</sub> ,An,Xn*SCALE)		х	
([bd,An],Xn, od)			
([bd,An],Xn, od)			
(xxx).W	Х	Х	
(xxx).L	Х	Х	
(d <sub>16</sub> ,PC)	Х	Х	
(d <sub>8</sub> ,PC,Xn)	x	х	
(d <sub>8</sub> ,PC,Xn*SC ALE)		х	
# < data >	Х	Х	
([bd,PC],Xn, od)			
([bd,PC],Xn, od)			
	Rn         (An)         (An) +         - (An)         (d16,An)         (d8,An,Xn)         (d8,An,Xn*SCALE)         ([bd,An],Xn, od)         ([bd,An],Xn, od)         ([bd,An],Xn, od)         (xxx).U         (d16,PC)         (d8,PC,Xn*SC ALE)         # < data >         ([bd,PC],Xn, od)	Syntax         MC68010           Rn         X           (An)         X           (An) +         X           (d16,An)         X           (d28,An,Xn)         X           (d8,An,Xn*SCALE)         (Ibd,An],Xn, od)           ([bd,An],Xn, od)         (Ibd,An],Xn, od)           ([bd,An],Xn, od)         X           (xxx).W         X           (xxx).L         X           (d16,PC)         X           (d8,PC,Xn)         X           (d8,PC,Xn, SC ALE)         X           # < data >         X           ([bd,PC],Xn, od)         X	Syntax         MC68010         CPU32           Rn         X         X           (An)         X         X           (An) +         X         X           (An) +         X         X           (An) +         X         X $-(An)$ X         X           (d <sub>16</sub> ,An)         X         X           (d <sub>8</sub> ,An,Xn)         X         X           (d <sub>8</sub> ,An,Xn*SCALE)         X         X           ([bd,An],Xn, od)         X         X           ([bd,An],Xn, od)         X         X           ([bd,An],Xn, od)         X         X           (xxx).W         X         X           (xxx).L         X         X           (d <sub>16</sub> ,PC)         X         X           (d <sub>8</sub> ,PC,Xn)         X         X           (d <sub>8</sub> ,PC,Xn*SC ALE)         X         X           # < data >         X         X

## Table 7-2. M68000 Family Addressing Modes

NOTE: Xn,SIZE\*SCALE—Denotes index register n (data or address), the index size (W for word, L for long word and scale factor (1, 2, 4, or 8 for no-word, long-word, or 8 for quad- word scaling, respectively). X—Supported

ADDQ ADDX AND ANDI ANDI to CCR ANDI to SR ASL, ASR	Add Quick Add with Extend Logical AND Logical AND Immediate AND Immediate to Condition Code Register AND Immediate to Status Register Arithmetic Shift Left and Right	Move from SR MOVE to SR MOVE USP MOVEC MOVEM MOVEP MOVEQ MOVES	Move from Status Register Move to Status Register Move User Stack Pointer Move Control Register Move Multiple Registers Move Peripheral Move Quick Move Alternate Address Sp Signed Multiply
Bcc BCHG BCLR BGND BKPT BRA BSET BSR BTST	Branch Conditionally Test Bit and Change Test Bit and Clear Enter Background Mode Breakpoint Branch Test Bit and Set Branch to Subroutine Test Bit	MULS MULU NBCD NEG NEGX NOP NOT PEA	Unsigned Multiply Negate Decimal with Exten Negate Negate with Extend No Operation Logical Complement Push Effective Address
CHK CHK2 CLR CMP CMPA CMPI CMPM CMP2	Check Register Against Bound Check Register Against Upper and Lower Bound Clear Compare Compare Address Compare Immediate Compare Memory to Memory Compare Register Against Upper and Lower Bounds	RESET ROL, ROR ROXL, ROXR RTD RTE RTR RTS SBCD Scc	Reset External Devices Rotate Left and Right Rotate with Extend Left and Return and Deallocate Return from Exception Return and Restore Codes Return from Subroutine Subtract Decimal with Exter Set Conditionally
DBcc DIVS, DIVSL DIVU, DIVUL	Test Condition, Decrement, and Branch Signed Divide Unsigned Divide	STOP SUB SUBA SUBI SUBQ SUBX SWAP	Stop Subtract Subtract Address Subtract Immediate Subtract Quick Subtract with Extend Swap Register Words
EOR EORI EORI to CCR EORI to SR EXG EXT, LSR	Logical Exclusive-OR Logical Exclusive-OR Immediate Exclusive-OR Immediate to Condition Code Register Exclusive-OR Immediate to Status Register Exchange Registers Sign-Extend	TAS TBLS, TBLSN TBLU, TBLUN TRAP TRAPcc TRAPV TST	Interpolate
ILLEGAL JMP JSR LEA LINK LPSTOP LSL, LSR	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Low Power Stop         Logical Shift Left and Right	UNLK	Unlink

$PC \rightarrow - (SSP)$
$SR \rightarrow - (SSP)$
$(\text{Vector}) \rightarrow \text{PC}$

Assembler	
Syntax:	BGND

Attributes: Size = (Unsized)

**Description:** The processor suspends instruction execution and enters backgroun if background mode is enabled. The freeze output is asserted to acknowledge entry into background mode. Upon exiting background mode, instruction encontinues with the instruction pointed to by the current program counter. If back mode is not enabled, the processor initiates illegal instruction exception pro The vector number is generated to reference the illegal instruction exception Refer to the appropriate user's manual for detailed information on background

#### **Condition Codes:**

Х	Ν	Z	V	С
—	—	—		—

- X Not affected.
- N Not affected.
- Z Not affected.
- V Not affected.
- C Not affected.

#### Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	0	1	0	1	1	1	1	1	0	1



Assembler Syntax: LPSTOP # < data >

Attributes: Size = (Word) Privileged

**Description:** The immediate operand moves into the entire status register, the counter advances to point to the next instruction, and the processor stops fete executing instructions. A CPU LPSTOP broadcast cycle is executed to CPU to copy the updated interrupt mask to the external bus interface (EBI). The clocks are stopped.

Instruction execution resumes when a trace, interrupt, or reset exception of trace exception will occur if the trace state is on when the LPSTOP inst executed. If an interrupt request is asserted with a higher priority that the priority level set by the new status register value, an interrupt exception otherwise, the interrupt request is ignored. If the bit of the immedia corresponding to the S-bit is off, execution of the instruction will cause a violation. An external reset always initiates reset exception processing.

#### **Condition Codes:**

Set according to the immediate operand.

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	1	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	1	1	1	0	0	0	0	
	IMMEDIATE DATA													

#### Instruction Fields:

Immediate field—Specifies the data to be loaded into the status register.

	ENTRY(n) + {(ENTRY(n + 1) Unrounded: ENTRY(n) x 256 + {(ENTRY	(n + 1) – ENTRY(n)) x Dx 7 – 0} ÷ 28						
	Where ENTRY(n) and ENTRY(r	n + 1) are either:						
	1. Consecutive entries in the table pointed to by the indexed by Dx 15 – 8 $\pi$ SIZE or;							
	2. The registers Dym, D	yn respectively.						
Assembler Syntax:	TBLS. < size > < ea > ,Dx TBLSN. < size > < ea > ,Dx TBLS. < size > Dym:Dyn, Dx TBLSN. < size > Dym:Dyn, Dx	Result rounded Result not rounded Result rounded Result not rounded						
Attributes:	Size = (Byte, Word, Long)							

Description: The TBLS and TBLSN instructions allow the efficient use of piecewing compressed data tables to model complex functions. The TBLS instruction modes of operation: table lookup and interpolate mode and data register int mode.

For table lookup and interpolate mode, data register Dx 15 - 0 conta independent variable X. The effective address points to the start of a signed by or long-word table containing a linearized representation of the dependent var as a function of X. In general, the independent variable, located in the low-ord of Dx, consists of an 8-bit integer part and an 8-bit fractional part. An assum point is located between bits 7 and 8. The integer part, Dx 15 - 8, is scale operand size and is used as an offset into the table. The selected entry in the subtracted from the next consecutive entry. A fractional portion of this diffe taken by multiplying by the interpolation fraction, Dx 7 - 0. The adjusted diffe then added to the selected table entry. The result is returned in the destinat register, Dx.

In place of the two table entries. For this mode, only the fractional portion, D2 used in the interpolation, and the integer portion, Dx 15 - 8, is ignored. The interpolation mode may be used with several table lookup and interpolations multidimensional functions.

Signed table entries range from  $-2^{n-1}$  to  $2^{n-1} - 1$ ; whereas, unsigned tab range from 0 to  $2^{n-1}$  where n is 8, 16, or 32 for byte, word, and long-wo respectively.

Rounding of the result is optionally selected via the "R" instruction field. (TABLE), the fractional portion is rounded according to the round-to-nearest a The following table summerizes the rounding procedure:

Adjusted Difference Fraction	Rounding Adjustment
≤−1/2	- 1
> – 1/2 and < 1/2	+ 0
≥ 1/2	+ 1

The adjusted difference is then added to the selected table entry. The round is returned in the destination data register, Dx. Only the portion of the corresponding to the selected size is affected.

	31	24	23	16	15	8	7	
BYTE	UNAFFEC	TED	UNAFFI	ECTED	UNAF	FECTED	1	RESULT
WORD	UNAFFEC	TED	UNAFFI	ECTED	RE	SULT	1	RESULT
LONG	RESUL	.т	RES	ULT	RE	SULT		RESULT

byte, the integer portion of the result is returned in Dx 15 - 8; the integer por word result is stored in Dx 23 - 8; the least significant 24 bits of a long result ar in Dx 31 - 8. Byte and word results are sign-extended to fill the entire 32-bit re

	31 24	23	16	15	8	7	
BYTE	SIGN-EXTENDED	SIGN-EXTE	INDED	RES	SULT	FF	RACTION
WORD	SIGN-EXTENDED	RESUL	T	RES	SULT	FF	RACTION
LONG	RESULT	RESUL	T	RES	SULT	FF	RACTION

#### NOTE

The long-word result contains only the least significant 24 bits of integer precision.

For all sizes, the 8-bit fractional portion of the result is returned to the low by data register, Dx 7 - 0. User software can make use of the fractional data to cumulative errors in lengthy calculations or implement rounding algorithms from that provided by other forms of TBLS. The previously described assum point places two restrictions on the programmer:

- 1. Tables are limited to 257 entries in length.
- 2. Interpolation resolution is limited to 1/256, the distance between consect ble entries. The assumed radix point should not, however, be construed programmer as a requirement that the independent variable be calcular fractional number in the range  $0 < \pi < 255$ . On the contrary, X should be ered an integer in the range  $0 < \pi < 65535$ , realizing that the table is accompressed representation of a linearized function in which only every value is actually stored in memory.

Х	Ν	Ζ	V	С
_	*	*	*	0

- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if the integer portion of an unrounded long result is not in the rang  $\leq$  Result  $\leq$  (2<sup>23</sup>) 1; cleared otherwise.
- C Always cleared.

REGISTER Dx

1

R

0

0

#### **Instruction Format:**

15	14	13	12	11	10	9	8	7	6	5	4	3	2																			
1	1	1	1	1	0	0	0	0	) 0		EF	FECTIV	E ADDF	RES																		
'	1	1	1	1				0	U	0			0		Ū			U	0	U	0	U		U		U	0			MODE		
0	RE	GISTER	Dx	1	R	0	1	SI	ZE	0	0	0	0																			
15	14	13	12	11	DA <sup>-</sup> 10	TA RE( 9	GISTEI 8	R INTE	RPOL	ATE 5	4	3	2																			
1	1	1	1	1	0	0	0	0	0	0	0	0	RE	GIS																		

1

#### TABLE LOOKUP AND INTERPOLATE

SIZE

0

0

0

REGIS

Effective address field (table lookup and interpolate mode only)—Speci destination location. Only control alterable addressing modes are allowed in the following table:

Addressing Mode	Mode	Register
Dn	_	—
An	_	—
(An)	_	—
(An) +	_	—
– (An)	100	reg. number:An
(d <sub>16</sub> ,An)	101	reg. number:An
(d <sub>8</sub> ,An,Xn)	110	reg. number:An
(bd,An,Xn)	110	reg. number:An

Addressing Mode	Mode	
(xxx).W	111	
(xxx).L	111	
# < data >	_	
(d <sub>16</sub> ,PC)	111	
(d <sub>8</sub> ,PC,Xn)	111	
(bd,PC,Xn)	111	

Size Field—Specifies the size of operation.

- 00 Byte Operation
- 01 Word Operation
- 10 Long Operation
- Register field—Specifies the destination data register, Dx. On entry, the contains the interpolation fraction and entry number.
- Dym, Dyn field—If the effective address mode field is nonzero, this operand re unused and should be zero. If the effective address mode field is zero, the interpolation variant of this instruction is implied, and Dyn specifies one o source operands.
- Rounding mode field—The R-bit controls the rounding of the final result. Whe the result is rounded according to the round-to-nearest algorithm. When R result is returned unrounded.

	$ENTRY(n) + {(ENTRY(n + 1))}$	$- \text{ENTRY}(\mathbf{n}) \times \mathbf{Dx} 7 - 0 + 2$					
	Unrounded:						
	ENTRY(n) x 256 + {(ENTRY Where ENTRY(n) and ENTRY(r	(n + 1) – ENTRY(n)) x Dx 7 – n + 1) are either:					
	1. Consecutive entries in the table pointed to by the < indexed by Dx 15 – 8 $\pi$ SIZE or;						
	2. The registers Dym, Dy	yn respectively					
Assembler	TBLU. < size > < ea > ,Dx	Result rounded					
Syntax:	TBLUN. < size > < ea > ,Dx	Result not rounded					
-	TBLU. < size > Dym:Dyn, Dx	Result rounded					
	TBLUN. < size > Dym:Dyn, Dx	Result not rounded					
Attributes:	Size = (Byte, Word, Long)						

**Description:** The TBLU and TBLUN instructions allow the efficient use of piecew compressed data tables to model complex functions. The TBLU instruction modes of operation: table lookup and interpolate mode and data register in mode.

For table lookup and interpolate mode, data register Dx 15 - 0 conindependent variable X. The effective address points to the start of a unsigword, or long-word table containing a linearized representation of the dvariable, Y, as a function of X. In general, the independent variable, located i order word of Dx, consists of an 8-bit integer part and an 8-bit fractional assumed radix point is located between bits 7 and 8. The integer part, Dx scaled by the operand size and is used as an offset into the table. The select in the table is subtracted from the next consecutive entry. A fractional porti difference is taken by multiplying by the interpolation fraction, Dx 7 – 0. The difference is then added to the selected table entry. The result is return destination data register, Dx. In place of the two table entries. For this mode, only the fractional portion, Dx used in the interpolation and the integer portion, Dx 15 - 8, is ignored. The interpolation mode may be used with several table lookup and interpolations t multidimensional functions.

Signed table entries range from  $-2^{n-1}$  to  $2^{n-1} - 1$ ; whereas, unsigned table range from 0 to  $2^{n-1}$  where n is 8, 16, or 32 for byte, word, and long-word respectively. The unsigned and unrounded table results will be zero-extended of sign-extended.

Rounding of the result is optionally selected via the "R" instruction field. (TABLE), the fractional portion is rounded according to the round-to-nearest a The rounding procedure can be summarized by the following table:

Adjusted Difference Fraction	Rounding Adjustme nt
≥ 1/2	+ 1
< 1/2	+ 0

The adjusted difference is then added to the selected table entry. The round is returned in the destination data register, Dx. Only the portion of the corresponding to the selected size is affected.

	31	24	23	16	15	8	7	
BYTE	UNAFFEC	TED	UNAFF	ECTED	UNAF	FECTED		RESULT
WORD	UNAFFECTED		UNAFFECTED		RE	SULT		RESULT
LONG	RESUL	Г	RES	JULT	RE	SULT		RESULT

If R = 1 (TBLUN), the result is returned in register Dx without rounding. If the byte, the integer portion of the result is returned in Dx 15 - 8; the integer por word result is stored in Dx 23 - 8; the least significant 24 bits of a long result are in Dx 31 - 8. Byte and word results are sign-extended to fill the entire 32-bit results are sign-extended to fill the entire sign extended to fill the entire sign

	31 24	23	16	15	8	7
BYTE	SIGN-EXTENDED	SIGN-E	XTENDED	RES	ULT	FRACTIO
WORD	SIGN-EXTENDED	RE	SULT	RES	ULT	FRACTIO
LONG	RESULT	RE	SULT	RES	ULT	FRACTIO


#### NOTE

The long-word result contains only the least significant 24 bits of integer precision.

For all sizes, the 8-bit fractional portion of the result is returned in the low b data register, Dx 7 - 0. User software can make use of the fractional data cumulative errors in lengthy calculations or implement rounding algorithms from that provided by other forms of TBLU. The previously described assurpoint places two restrictions on the programmer:

- 1. Tables are limited to 257 entries in length.
- 2. Interpolation resolution is limited to 1/256, the distance between conserved ble entries. The assumed radix point should not, however, be construct programmer as a requirement that the independent variable be calcula fractional number in the range  $0 \le X \le 255$ . On the contrary, X should be ered to be an integer in the range  $0 \le X \le 65535$ , realizing that the tab ally a compressed representation of a linearized function in which only 256th value is actually stored in memory.

### **Condition Codes:**



- X Not affected.
- N Set if the most significant bit of the result is set; cleared otherwise.
- Z Set if the result is zero; cleared otherwise.
- V Set if the integer portion of an unrounded long result is not in the range  $\leq$  Result  $\leq (2^{23}) 1$ ; cleared otherwise.
- C Always cleared.

#### TABLE LOOKUP AND INTERPOLATE

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
ſ	1	1	1	1	1	0	0	•	0	_	0	0		EF	FECTIVE	ADDRE	SS
	1								0	0		MODE		R	EGI		
	0	0 REGISTER Dx			0	R	0	1	SIZE	0	0	0	0	0	C		

#### DATA REGISTER INTERPOLATE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	1	1	1	1	1	0	0	0	0	0	0	0	0	REGIST
[	0	REGISTER Dx		0	R	0	0	SIZE		0	0	0	REGIST	

#### **Instruction Fields:**

Effective address field (table lookup and interpolate mode only)—Speci destination location. Only control alterable addressing modes are allowed in the following table:

Addressing Mode	Mode	Register	Addressing Mode	Mode
Dn	—	—	(xxx).W	111
An	—	—	(xxx).L	111
(An)	010	reg. number:An	# < data >	_
(An) +	—	—		
– (An)	100	reg. number:An		
(d <sub>16</sub> ,An)	101	reg. number:An	(d <sub>16</sub> ,PC)	111
(d <sub>8</sub> ,An,Xn)	110	reg. number:An	(d <sub>8</sub> ,PC,Xn)	111
(bd,An,Xn)	110	reg. number:An	(bd,PC,Xn)	111

Size field—Specifies the size of operation.

00 — Byte Operation

01 — Word Operation

10 — Long Operation

MC

contains the interpolation fraction and entry number.

- Dym, Dyn field—If the effective address mode field is nonzero, this operand unused and should be zero. If the effective address mode field is zero, th interpolation variant of this instruction is implied, and Dyn specifies one source operands.
- Rounding mode field—The R-bit controls the rounding of the final result. Whe the result is rounded according to the round-to-nearest algorithm. Whe the result is returned unrounded.

# INSTRUCTION FORMAT SUMMARY

This section contains a listing of the M68000 family instructions in binary format. in opcode order for the M68000 family instruction set.

# **8.1 INSTRUCTION FORMAT**

The following paragraphs present a summary of the binary encoding fields.

# 8.1.1 Coprocessor ID Field

This field specifies which coprocessor in a system is to perform the operation. We directly supported floating-point instructions for the MC68040, this field must be see

## 8.1.2 Effective Address Field

This field specifies which addressing mode is to be used. For some operations, hardware-enforced restrictions on the available addressing modes allowed.

# 8.1.3 Register/Memory Field

This field is common to all arithmetic instructions. A zero in this field indicates a register operation, and a one indicates an < ea > -to-register operation.

## 8.1.4 Source Specifier Field

This field is common to all artihmetic instructions. The value of the register/mem field affects this field,s definition. If R/M = 0, specifies the source floating-point dat (FPDR). If R/M = 1, specifies the source operand data format.

- 000 Long-Word Integer (L)
- 001 Single-Precision Real (S)
- 010 Extended-Precision Real (X)
- 011 Packed-Decimal Real (P)
- 100 Word Integer (W)
- 101 Double-Precision Real (D)
- 110 Byte Integer (B)

This field is common to all conditional instructions and specifies the conditional test to be evaluated. Table 8-1 shows the binary encodings for the conditional tests.

# 8.1.7 Shift and Rotate Instructions

The following paragraphs define the fields used with the shift and rotate instruction

**8.1.7.1 Count Register Field.** If i/r = 0, this field contains the rotate (shift) count of zero specifies 8). If i/r = 1, this field specifies a data register that contains the rota count. The following shift and rotate fields are encoded as follows:

dr field

0 — Rotate (shift) Right

1 — Rotate (shift) Left

i/r field

- 0 Immediate Rotate (shift) Count
- 1 Register Rotate (shift) Count

8.1.7.2 Register Field. This field specifies a data register to be rotated (shifted).

000010	OGT	Ordered Greater Than
000011	OGE	Ordered Greater Than or Equal
000100	OLT	Ordered Less Than
000101	OLE	Ordered Less Than or Equal
000110	OGL	Ordered Greater Than or Less Than
000111	OR	Ordered
001000	UN	Unordered
001001	UEQ	Unordered or Equal
001010	UGT	Unordered or Greater Than
001011	UGE	Unordered or Greater Than or Equal
001100	ULT	Unordered or Less Than
001101	ULE	Unordered or Less Than or Equal
001110	NE	Not Equal
001111	Т	True
010000	SF	Signaling False
010001	SEQ	Signaling Equal
010010	GT	Greater Than
010011	GE	Greater Than or Equal
010100	LT	Less Than
010101	LE	Less Than or Equal
010110	GL	Greater Than or Less Than
010111	GLE	Greater Than or Less Than or Equal
011000	NGLE	Not (Greater Than or Less Than or Equal)
011001	NGL	Not (Greater Than or Less Than)
011010	NLE	Not (Less Than or Equal)
011011	NLT	Not (Less Than)
011100	NGE	Not (Greater Than or Equal)
011101	NGT	Not (Greater Than)
011110	SNE	Signaling Not Equal
011111	ST	Signaling True

10 — Long Operation

## 8.1.9 Opmode Field

Refer to the applicable instruction descriptions for the encoding of this field in Se Integer Instructions, Section 5 Floating Point Instructions, Section 6 Sup (Privaleged) Instructions, and Section 7 CPU32 Instructions.

## 8.1.10 Address/Data Field

This field specifies the type of general register. The encoding is:

0 — Data Register

1 — Address Register

# **8.2 OPERATION CODE MAP**

Table 8-2 lists the encoding for bits 15 - 12 and the operation performed.

Bits 15 – 12	Operation
0000	Bit Manipulation/MOVEP/Immed iate
0001	Move Byte
0010	Move Long
0011	Move Word
0100	Miscellaneous
0101	ADDQ/SUBQ/Scc/DBcc/TRAPc c
0110	Bcc/BSR/BRA
0111	MOVEQ
1000	OR/DIV/SBCD
1001	SUB/SUBX
1010	(Unassigned, Reserved)
1011	CMP/EOR
1100	AND/MUL/ABCD/EXG
1101	ADD/ADDX
1110	Shift/Rotate/Bit Field
1111	Coprocessor Interface/MC68040 and CPU32 Extensions

Table 8-2. Operation Code Map

MC

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	0	0	0	0	0	1	1	1	1	1	
						1	6-BIT W	ORD DA	TA					

#### ORI

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	0	0	0	0	0	0	0	0	ZE		EFI	FECTIVE	ADDRESS
0	0	0	0			0		51	2E		MODE		REG
		16	6-BIT WO	ORD DA	ΓA		•				8-BIT BY	TE DAT	4
						3	2-BIT LC	NG DAT	A				

### ANDI to CCR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	0	0	1	0	0	0	1	1	1	1	
0	0	0	0	0	0	0	0			8	B-BIT BY	TE DAT	4	

#### ANDI to SR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	0	0	1	0	0	1	1	1	1	1	
		-				1	6-BIT WO	ORD DA	ΓA					

#### ANDI

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	0	0	0	0	0	0	0	SI	76		E ADDRESS		
0	0	0	0	0				31.	2 <b>C</b>		MODE		REC
		16	6-BIT WO	ORD DAT	ΓA					8-BIT BY	TE DAT	Á	
						3	2-BIT LC	ONG DAT	A				

# RTM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	0	0	0	0	1	1	0	1	1	0	0	D/A	R	EGI	
CALL	.M														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	0	0	0	0	1	1	0	1	1			FECTIVE	E ADDRE	ESS EGI	
0	0	0	0	0	0	0	0			A	RGUME	NT COUI	ЛТ		
ADDI															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
0	0	0	0	0	1	1	0	SI	ZE				ADDRE		
		_												EGI	
		16	6-BIT WO	ORD DA	ΓA				- •		8-BIT BY	TE DATA	4		
						3	2-BIT LC	DNG DAI	A						
CMP2	16-BIT WORD DATA 8-BIT BYTE DATA 32-BIT LONG DATA														
	-														
15	14	13	12	11	10	9	8	7	6	5	4			1	
15 0		13	12	11			8	7	6	5	EF	FECTIVE	ADDRE		
0	14 0	0	0	0	SI	ZE	0	1	1		EF MODE	FECTIVE	ADDRE	EGI	
	14 0		0				-		-	5	EF	FECTIVE	ADDRE		
0	14 0 R	0	0	0	SI	ZE	0	1	1		EF MODE	FECTIVE	ADDRE	EGI	
0 D/A	14 0 R	0	0	0	SI	ZE	0	1	1		EF MODE 0	FECTIVE 0 3	ADDRE RI 0	EGIS C	
0 D/A CHK2 15	14 0 <b>R</b> 2 14	0 EGISTE 13	0 R 12	0 0 11	0 10	ZE 0 9	0 0 8	1 0 7	1 0 6	0	EF MODE 0 4 EF	FECTIVE 0 3	ADDRE		
0 D/A CHK2	14 0 R 2 14 0	0 EGISTE	0 R 12 0	0	0 10	ZE 0	0	1	1	0	EF MODE 0	FECTIVE 0 3	ADDRE	EGIS C	

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	1	0	1	0	0	1	1	1	1	1	
						1	6-BIT W	ORD DA	TA					

#### EORI

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	0	0	0	0	4	0	4	0	SI	76		EFF	FECTIVE	ADDRESS
	0		0	0					51/	2E		MODE		REG
ſ			16	6-BIT WO	ORD DA	ΤA	•	•			. 1	6-BIT BY	TE DAT	A
ſ							3	2-BIT LC	NG DAT	A				

## CMPI

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0		0	0	4	4	0	0	SI	76		E ADDRESS		
0	0	0						51/	2E		MODE		REG
		16	6-BIT WO	ORD DA	TA						8-BIT BY	TE DAT	4
						3	2-BIT LC	ONG DAT	A				

## BTST

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

	15	14	13	12	11	10	9	8	7	6	5	4	3	2		
ſ	0	0	0	0	1	0	0	0	0	0	EFFECTIVE ADDRES					
	0	0	0	0	1							MODE		REG		
	0	0	0	0	0	0	0	0				BIT NUMBER				

### BCHG

#### BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

15	14	13	12	11	10	9	8	7	6	5	4	3	2				
0	0	0	0	1	0	0	0	0	1	EFFECTIVE ADDRES							
0									'		MODE		REG				
0	0	0	0	0	0	0	0				BIT NUMBER						

### BSET

				BI	T NUM	BER S	TATIC	. SPEC		AS IM	MEDIA	TE DA	ТА		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	0	0	0	1	0	0	0	1	1		EF	FECTIV		RESS
	_		-	-		-						MODE			REGI
	0	0	0	0	0	0	0				В	IT NUMB	ER		
N	IOVE	ES													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	0	0	0	1	1	1	0	SI	IZE			FECTIV		
		-	_									MODE			REGI
	A/D	R	EGISTE	R	dr	0	0	0	0	0	0	0	0	0	(
С	AS2	) -													
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	0	0	0	1		ZE	0	1	1	1	1	1	1	
	D/A1		Rn1		0	0	0		Du1		0	0	0		D
L	D/A2		Rn2		0	0	0		Du2		0	0	0		D
С	CAS														
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	0	0	0	1	SI	ZE	0	1	1		EF MODE	FECTIV		RESS REGI
	0	0	0	0	0	0	0		Du	·	0	0	0		C
B	втят			E	BIT NU	MBER	DYNA	MIC. S	PECIF	TED IN		GISTE	२		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
	0	0	0	0	<b>_</b>	EGISTE	P	1	0	0		EF	FECTIV	E ADDF	RESS
	U	U	U	U		COSTE	.ĸ					MODE			REGI

#### BCLR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	F	REGISTE	R	1	1	0		EFI MODE	ECTIVI	E ADD 	RE: RE
SEI	Г		•				•							
				BIT NU	MBER	DYNA	MIC, S	PECIF	IED IN	A REC	GISTER	R		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	R	REGISTE	R	1	1	1		EFF MODE	ECTIVI	E ADD 	RES RE
/IOV	EP	•					•		•					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	0	0	DAT	AREGIS	STER		OPMOD	E	0	0	1		AD RE
						16-		PLACEM	ENT					
<b>10V</b>	E <b>A</b> 14	13	12	11	10	9	8	7	6	5	4	3	2	
			12 ZE	DE	10 STINAT REGISTE	ION	8	7	6	5	4 MODE		2 JRCE	RE
15	14 0			DE	STINAT	ION				5				RE
15 0	14 0			DE	STINAT	ION				5				RE
15 0 <b>//OV</b>	14 0 E	SI 13	ZE	11	STINAT	ION R 9 DESTI	0	0	1		MODE	SOL 3	JRCE	
15 0 <b>//OV</b> 15 0	14 0 E 14 0	13 51	ZE 12	11	STINAT REGISTE	ION R 9 DESTI	0	0	1		MODE 4	SOL 3	JRCE	
15 0 <b>//OV</b> 15 0	14 0 E 14	13 51	ZE 12	11	STINAT REGISTE	ION R 9 DESTI	0	0	1		MODE 4	SOL 3	JRCE	RE

0	1	0	0	0	0	0	0	SI	ZE1		EFF	ECTIVI	ADDRESS
0	1	0	0	0	0	0	0	312	201		MODE		REGI
CLR													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	0	1	0	SI	ZE		EFF MODE	ECTIVI	E ADDRESS REGI
MOVE	E to C	CR											
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	1	0	0	1	1		EFF MODE	ECTIVI	E ADDRESS REGI
NEG													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	1	0	0	SI	ZE		EFF MODE	ECTIVI	E ADDRESS REGI
NOT													
15	14	13	12	11	10	9	8	7	6	5	4	3	2 ~
0	1	0	0	0	1	1	0	SI	ZE		EFI MODE	ECTIVI	E ADDRESS REGI
MOVE	E to S	R											
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	0	1	1	0	1	1		EFF MODE	ECTIVI	E ADDRESS REGI

							LO	NG					
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	0	0	0	1	REG
								DISPLAC					
						LOW-C	RDER E	DISPLAC	EMENT				
NBCE	)												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	0		EF	FECTIV	E ADDRESS
0		0	0	I				0			MODE		REG
SWAF	5												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	1	0	0	0	REG
ВКРТ													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	1	0	0	1	VE
PEA													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	0	0	0	1				
											MODE		REG
BGN	)												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	0	1	0	1	1	1	1	1	0
			-	-	-		-						

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	0	1	0	1	1		EF	FECTIV	EADDRI	ESS
0		0	0	I	0	I	0	1			MODE		F	REGI
TST														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	0	4	0		76		EF	FECTIVI	EADDRI	ESS
		0	0		0	1	0	31	ZE		MODE		F	REGI
MUL	J							•		•				

							LO	NG					
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	0	0	0	0		EF	FECTIVE	ADDRESS
0		0			1	0					MODE		REGI
0	RE	GISTER	DI	0	SIZE	0	0	0	0	0	0	0	REGIST

# MULS

							LO	NG					
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	0	0	0	0		EF	FECTIVE	ADDRESS
	'					0					MODE		REGI
0	RE	GISTER	DI	1	SIZE	0	0	0	0	0	0	0	REGIST

# DIVU, DIVUL

							LO	NG					
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	0	1	1	0	0	0	0		EF	FECTIVE	E ADDRESS
0	'	0			'	0		0			MODE		REGI
0	RE	GISTER	Dq	0	SIZE	0	0	0	0	0	0	0	REGIS

MC

#### TRAP

15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	0	0		VECTC
LINK													
								DRD					
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	0	1	0	REG
						WO	RD DISF	PLACEM	ENT				
	-												
UNL	•												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	0	1	1	REC
		•											
MOV	= 051												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	1	0	dr	REC
<b>D E O E</b>													
RESE	: 1												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	1	1	0	0
NOP													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	1	1	0	0	1	1	1	0	0
L			1	I	1		I	1	1	I	1	I	I I

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	0	1
RTD		•												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	C
						16-	BIT DISF	PLACEM	ENT					
RTS														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	C
TRAF								_		_				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1
RTR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	0	1	1
MOVE	EC													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	0	0	1	1	1	0	0	1	1	1	1	0	1
A/D	F	REGISTE	R					CC	ONTROL	REGIST	ER			

15	14	13	12	11	10	9	8	7	6	5		3	
0	1	0	0	1	1	1	0	1	1		EF	FECTIVE	ADDRESS
	I	0	U			•		ľ			MODE		REG
MOVI	EM												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	1	dr	0	0	1	SIZE			FECTIVE	ADDRES
		Ŭ	Ŭ				_				MODE		REG
						RE	GISTER	LIST M	ASK				
LEA													
15	14	13	12	11	10	9	8	7	6	5	4	-	2
0	1	0	0	F	REGISTE	R	1	1	1			FECTIVE	ADDRESS
											MODE		REG
СНК													
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	0	F	REGISTE	P	91	ZE	0		EF	FECTIVE	ADDRESS
0	I	0	0			IX	0	26	0		MODE		REG
ADDO	Ç												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	1		DATA		0	9	ZE		EF	FECTIVE	ADDRESS
0	I	0	1		DAIA		0	5	ZL		MODE		REG
SUBC	כ												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
0	1	0	1		DATA		1	0	ZE		EF	FECTIVE	ADDRESS
U		U	I		DAIA			5	20		MODE		REG

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
0	1	0	1		COND	NOITION		1	1	1	1	1	OPM
						C	<b>DPTION</b>	AL WOR	D	•			•
						(	OR LON	g wori	)				

#### Scc

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
	0	1	0	1		COND	ITION		1	1		EF	FECTIVE	ADDRESS
	0	1	0	I		COND	THON			I		MODE		REGI

## BRA

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	0	1	1	0	0	0	0	0			8-B	IT DISP	LACEM	ENT	
					16-	BIT DISF	PLACEM	ENT IF 8	B-BIT DIS	SPLACE	MENT =	\$00			
ſ					32-	BIT DISF	PLACEM	ENT IF 8	B-BIT DIS	PLACE	MENT =	\$FF			

#### BSR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	1	0	0	0	0	1			8-B	IT DISP	LACEME	ENT	
			-	16-	BIT DISF	PLACEM	ENT IF 8	B-BIT DIS	SPLACE	MENT =	\$00			
				32-	BIT DISF	PLACEM	ENT IF 8	B-BIT DIS	SPLACE	MENT =	\$FF			

#### Bcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
0	1	1	0		COND	ITION				8-B	IT DISP	LACEME	INT	
				16-	BIT DISF	PLACEM	ENT IF 8	B-BIT DI	SPLACE	MENT =	\$00			
				32-	BIT DISF	PLACEM	ENT IF 8	3-BIT DIS	SPLACE	MENT =	\$FF			

								WC	RD					
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1	0	0	0	R	REGISTE	R	0	1	1				ADDRESS
l												MODE		REG
	SBCI	)												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	1	0	0	0	REG	SISTER D	)y/Ay	1	0	0	0	0	R/M	REGIS
	PACK	Σ.												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1	0	0	0	REG	SISTER D		1	0	1	0	0	R/M	REGIS
l						1	6-BIT E	XTENSIC	DN: ADJI	JSTMEN	Т			
	UNP	(												
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	1	0	0	0	REG	SISTER D		1	1	0	0	0	R/M	REGIS
						1	6-BIT E	XTENSIC	DN: ADJI	JSTMEN	Т			
	DIVS	DIVS	SL											
								WC	RD					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	1	0	0	0	R	REGISTE	R	1	1	1		EF MODE		E ADDRESS
	OR													
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
[	1	0	0	0		EGISTE	D		OPMOD	=		EF	FECTIVE	ADDRES
	ļ	U	U	U	R R	EGISTE	П					MODE		REG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	0	0	1	R	EGISTE	R		OPMOD	E			FECTIVI	E ADDRE	
		_									MODE		R	EGI
SUB/	4													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	0	0	1	R	EGISTE	R		OPMOD	F					
		Ű									MODE		R	EGI
CMPI	М													
15	14	13		11				7		5	4	3	2	1
1	0	1	1	RE	GISTER	R Ax	1	SI	ZE	0	0	1	RE	GIS
СМР														
15	14	13	12	11	10	9	8	7	6	5	4	-	2	1
1	0	1	1	R	EGISTE	R		OPMOD	E					
											MODE		R	EGI
CMP	4													
15	14	13	12	11	10	9	8	7	6	5	4		2	1
1	0	1	1	R	EGISTE	R		OPMOD	F				EADDRE	
		•	•					0	-		MODE		R	EGI
EOR														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	0	1	1	R	EGISTE	R		OPMOD	F					
		'	'			.1 \			L		MODE		R	EGI

#### ABCD

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	0	RE	GISTER	Rx	1	0	0	0	0	R/M	REGI
MULS	8												
							WC	ORD					
15	14	13	12	11	10	9	8	7	6	5	4	-	
1	1	0	0	R	REGISTE	R	1	1	1		EF MODE		E ADDRESS
EXG		I					1	L	1	1			1
15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	0	RE	GISTER	Rx	1			OPMOD	E		REGI
AND													
15	14	13	12	11	10	9	8	7	6	5	4	-	2
1	1	0	0	R	REGISTE	R		OPMOD	E		EF MODE		E ADDRESS
ADD)	(												
15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	0	1	RE	GISTER	Rx	1	SIZE		0	0	R/M	REGI
ADDA	4												
15	14	13	12	11	10	9	8	7	6	5	4	-	
1	1	0	1	R	REGISTE	R		OPMOD	E		EF MODE		E ADDRESS
L													

						Μ	EMOR	Y SHIF	T				
15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	4	4	0	0		0	dr	4	4		EF	FECTIVE	ADDRESS
I					0	0	dr		1		MODE		REG

## LSL, LSR

						M	EMOR	Y SHIF	-T				
15	14	13	12	11	10	9	8	7	6	5	4	3	2 ~
4	4	4	0	0	0	4	م <b>ا</b> بر	4	4		EF	FECTIVE	ADDRESS
1	I	1	0	0	0		ar	1			MODE		REGI
	15 1	15 14 1 1	15         14         13           1         1         1	15         14         13         12           1         1         1         0	15         14         13         12         11           1         1         1         0         0	15         14         13         12         11         10           1         1         1         0         0         0			15         14         13         12         11         10         9         8         7	15     14     13     12     11     10     9     8     7     6	15     14     13     12     11     10     9     8     7     6     5	15         14         13         12         11         10         9         8         7         6         5         4           1         1         1         0         0         0         1         dr         1         1         EFI	1 1 1 0 0 0 1 dr 1 1 EFFECTIVE

### **ROXL, ROXR**

							ME	MORY	' ROTA	TE				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2 ~
ſ	1	1	1	0	0	1	0	dr	1	1		EF	FECTIVE	ADDRESS
	I		1	0	0			dr				MODE		REGI

# ROL, ROR

						ME	MORY	ROTA	ΔTE				
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
4	4	4	0	0	4	4	dr	4	4		EFI	FECTIVE	ADDRESS
1			0				dr				MODE		REGI

### BFTST

1 1 1	1 1	1		1	0	0	0	1	1		EFF	FECTIVE	ADDRESS
	'	'	0	1	0	0	0	1	1		MODE		REGI
0 0	0	0	0	Do	•		OFFSET			Dw			WIDTH

#### BFCHG

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	1	0	1	0	1	1		EFF	ECTIVE	E ADDRESS
1	1	1	0	1	0	I	0	1	1		MODE		REG
0	0	0	0	Do			OFFSET			Dw			WIDTH

#### BFEXTS

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	0	1	0	1	1	1	1		EFF	ECTIVE	E ADDRESS
1	1		0			1		1			MODE		REG
0	R	EGISTE	R	Do			OFFSET	-	•	Dw			WIDTH

#### BFCLR

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
	4	4	4	0	1	4			4	4		EFF	ECTIV	E ADDRESS
	I			0				0	1			MODE		REG
Ī	0	0	0	0	Do			OFFSET	-		Dw			WIDTH

#### BFFFO

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	4	1	0	4	4	0	4	1	1		EFF	ECTIV	E ADDRESS
I	1	1	0			0					MODE		REG
0	R	EGISTE	R	Do		OFF	SET			Dw			WIDTH

#### BFSET

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	0	1	1	1	0	1	1		EFF	ECTIVE	E ADDRESS
	I			0					1			MODE		REG
	0	0	0	0	Do			OFFSET	-		Dw			WIDTH

#### ASL, ASR

						RE	EGISTE	ER SH	IFT					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	0	F	COUNT/ REGISTEI	R	dr	s	IZE	i/r	0	0		REGI

# LSL, LSR

						RF	EGISTE	ER SHI	FT					ł
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	0		COUNT/ REGISTER		dr	SI	IZE	i/r	0	1	R	REGI

#### ROXL, ROXR

						REG	GISTE	R ROT	ATE					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	0	F	COUNT/ REGISTE		dr	SI	ZE	i/r	1	0	R	REGI

# ROL, ROR

						RE	GISTE	R ROT	ATE					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	0		COUNT/ REGISTER		dr	s	IZE	i/r	1	1	I	REGI

#### **PMOVE**

					M	C68EC	030, A0	CX RE	GISTEI	RS				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF MODE	FECTIVE	ı.	ESS REGI
0	0	0	P	P REGISTER			0	0	0	0	0	0	0	C

#### PLOAD

15	14	13	12	11	10	9	8	7	6	5	4 3	2
1	1	1	1	0	0	0	0	0	0		EFFECTI	VE ADDRESS
1	'	· ·		0			0				MODE	REG
0	0	1	0	0	0	R/W	0	0	0	0		FC

#### **PVALID**

#### VAL CONTAINS ACCESS LEVEL TO TEST AGAINST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRE	ESS
1							0				MODE		R	EG
0	0	1	0	1	0	0	0	0	0	0	0	0	0	

#### **PVALID**

#### MAIN PROCESSOR REGISTER CONTAINS ACCESS LEVEL TO TEST AGAINST

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRESS
	I		1									MODE		REG
ſ	0	0	1	0	1	0	0	0	0	0	0	0	0	REG

#### PFLUSH

						N	1C6803	30 ONL	Y				
15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	0	0	0	0	0		EFF	ECTIVE	ADDRESS
1		· ·	1		0	0					MODE		REG
0	0	1		MODE		0	0	MA	Śĸ				FC

1	1	1	1	0	0	0	0	0	0	MODE	REGI
0	0	1		MODE		0		MA	SK		FC

#### **PMOVE**

	Ν	MC688	51, TO	/FROM	1 TC, C	RP, DF	RP, SR	P, CAL	, VAL,	SCC, A	ND AC	REGI	STER	S
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	EADDRE	ESS
'	1	1	1				0				MODE		F	EGI
0	1	0	P	REGIST	ĒR	R/W	0	0	0	0	0	0	0	C

#### **PMOVE**

				MC6	8030 C	DNLY, S	SRP, CI	RP, AN	D TC F	REGIST	FERS			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF MODE	FECTIVE		ESS REGI
0	1	0	Р	REGIST	ËR	R/W	FD	0	0	0	0	0	0	C

#### **PMOVE**

						MC68	030 ON	JLY, M	MUSR					
 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF	FECTIVE	ADDRI	ESS
1	1	1	1	0	0	0	0	0	0		MODE		F	REGI
0	1	1	0	0	0	R/W	0	0	0	0	0	0	0	0

#### **PMOVE**

						MC6	68EC0	30, ACI	JSR					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	0	0	0	0	0	0		EF MODE	FECTIVE	E ADDRE	ESS REGI
0	1	1	0	0	0	R/W	0	0	0	0	0	0	0	0

MC

#### **PMOVE**

				MC68	851, TC	D/FROI	M BAD	x and	BACX	REGIS	STERS	
15	14	13	12	11	10	9	8	7	6	5	4 3	2
4	4	4	4	0	0	0	0	0	0		EFFECTIV	'E ADDRES
							0	0	0		MODE	RE
0	1	1	Р	REGIST	ER	R/W	0	0	0	0	NUM	

# PTEST

							MC68	EC030					
15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	0	0	0	0	0	0		EFF	ECTIV	E ADDRESS
				0		0					MODE		REG
1	0	0	0	0	0	R/W	0	F	REGISTE	R			FC

# PTEST

							N	IC6803	30 ONL	Y				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	0	0	0	0	0	0		EFI	FECTIVI	ADDRES
	•				Ű	Ű	Ű	Ũ	Ŭ	Ű		MODE		REG
	1	0	0		LEVEL		R/W	Α	REGI	STER			F	C

# PTEST

							MC6	8851					
15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	1	1	1	0	0	0	0	0	0		EFF	ECTIVE	ADDRESS
	1				0		0				MODE		REG
1	0	0		LEVEL		R/W	А	REGIST	ĒR			F	Ċ

#### PScc

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	0	1		EF	FECTIVE	ADDRESS
	-			-			-				MODE		REGI
0	0	0	0	0	0	0	0	0	0		M	C68851 (	CONDITION
PDBo	C												
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	0	1	0	0	1	COUNT R
0	0	0	0	0	0	0	0	0	0		M	C68851 C	CONDITION
						16-1	BIT DISF	PLACEM	ENT				
PTRA	Pcc												
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	0	1	1	1	1	OPM
0	0	0	0	0	0	0	0	0	0				CONDITION
		16	BIT OP						OF 32-B				D)
				LEAST	SIGNIFI	CANT W	ORD OF	32-BIT	OPERA	ND (IF N	EEDED)		
PBcc													
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	0	1	SIZE				CONDITION
		1							WORD C				IT
			LE	AST SIG	SNIFICA	NT WOR	D OF 32	2-BIT DIS	SPLACE	MENT (IF	FNEEDE	ED)	
PSAV	Έ												
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	0	0	0	1	0	0		EF	FECTIVE	ADDRESS
				0							MODE		REGI

			MC68	3EC040	), POS	TINCR	EMEN	T SOU	IRCE A	ND DE	STINA	TION		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	1	0	1	0	0	0	OPN	IODE	F	REC
PFLU	SH													
						MC6	8040/N	AC68L	C040					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	1	0	1	0	0	0	OPN	IODE	F	REG
											•			
PTES	T													
							0040/	1000	0040					
45		40	40	44	40			NC68L		-		0	0	
15	14	13	12	11	10	9	8	7	6	5 R/W	4	3	2	REC
	1	I	I	0		0		0	I	R/W	0	I	r	
PTES	т													
							MC68	EC040	1					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	0	1	0	1	0	1	R/W	0	1	F	REG
_														
CINV														
15	14	13	12	11	10	9	8	7		5	4	3	2	
1	1	1	1	0	1	0	0	CA	CHE	0	SC	OPE	F	REC
CPUS	2													
GFUS	רוכ													
15	14	10	10	44	10	0	0	7	6	F	4	3	2	
15	14	13	12	11	10	9	8		6 CHE	5		OPE		REC
	I			0	I	0	U				30	UPE	l l	

# MOVE16

				POS	TINCR	EMEN	T SOU	RCE A	ND DE	STINA	TION	POSTINCREMENT SOURCE AND DESTINATION												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1										
1	1	1	1	0	1	1	0	0	0	1	0	0	REGIS											
1	REGISTER Ay			0	0	0	0	0	0	0	0	0	0	C										

#### **TBLU, TBLUN**

		TABLE LOOKUP AND INTERPOLATE												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	1	0	0	0	0	0		EF	FECTIVE	EADDRE	SS
'	'	1	1			0					R	EGI		
0	RE	GISTER	Dx	0	R	0	1	SIZE	0	0	0	0	C	

# **TBLS, TBLSN**

					TABL	e loo	KUP A	ND IN	TERPO	LATE						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
1	1	1	1	1	0	0	0	0	0		EFFECTIVE ADDRESS MODE   REG					
0	RE	GISTER	Dx	1	R	0	1	SI	ZE	0	0 0 0 0					

# **TBLU, TBLUN**

					DA	TA RE	GISTEI	R INTE	RPOL	ATE			DATA REGISTER INTERPOLATE												
15	14	13	12	11	10	9	8	7	6	5	4	3	2 1												
1	1	1	1	1	0	0	0	0	0	0	0	0	REGIST												
0	RE	GISTER	Dx	0	R	0	0	SI	ZE	0	0	0	REGIST												

#### LPSTOP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	1	0	0	0	0	0	0	0	0	0	
0	0	0	0	0	0	0	1	1	1	0	0	0	0	
						I	MMEDIA	TE DAT	4					

#### FMOVECR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0	0	0	0	0	
0	1	0	1	1	1		STINATI	-				ROM OFFSET	-	

# FINT

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
	1	1	1	1		ID			0			MODE		R	REG
	0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	0	0	0	

#### FSINH

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
1	1		1		ID			0			MODE		R	REG
0	R/M	0		SOURCE SPECIFIER			STINATI	-	0	0	0	0	0	

#### FINTRZ

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	4	4	COF	ROCES	SOR	0	0	0		EFI	FECTIVE	E ADDRE	ISS
I	1	I			ID		0	0	0		MODE		R	EG
0	R/M	0		SOURCI			STINATI	-	0	0	0	0	0	

# FETOXM1

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID		0	0	0		EFI	FECTIVE	EADDRE	SS
1	1				ID	-	0	0	0		MODE		R	EGI
0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	0	1	0	C

# FTANH

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID		0	0	0		EF	FECTIVE		ESS
•					ID			Ũ	Ŭ		MODE	_	R	EGI
0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	0	1	0	C

#### FATAN

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	EADDRE	ESS
	1	'	I	1		ID			0			MODE		R	EGI
	0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	0	1	0	1

# FASIN

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	ADDRE	ESS
•		•		ID			Ŭ	•	Ŭ		MODE		R	EGI
0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	0	1	1	c

#### FSIN

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
	I	1				ID			0			MODE		F	REG
	0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	0	1	1	

# FTAN

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
	I			1		ID			0			MODE		R	REG
	0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	0	1	1	

#### FETOX

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	ADDRE	ESS
'	'	1	•	ID				0			MODE		R	REG
0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	1	0	0	

#### **FTWOTOX**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	EADDRE	ESS
I	1				ID						MODE		R	REG
0	R/M	0			OURCE PECIFIER		STINATI	-	0	0	1	0	0	

#### **FTENTOX**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
I	1	1	I	ID				0			MODE		F	REG
0	R/M	0		SOURCE			STINATI	-	0	0	1	0	0	

# FLOG10

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1		1	1	COF	COPROCESSOR ID					1	EFI	FECTIVE	E ADDRE	ESS
	1 1	' '	' '			ID					1	MODE	,	R	REGI
	0	R/M	0			SOURCE PECIFIER		STINATI REGISTE	-	0	0	1	0	1	C

# FLOG2

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID		0	0	0		EF	FECTIVE	ADDRE	ESS
1					ID						MODE		R	EGI
0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	1	0	1	1

# FCOSH

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
I	1	1	1		ID			0			MODE		R	EGI
0	R/M	0			SOURCE PECIFIER		STINATI	-	0	0	1	1	0	c

# FACOS

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	ADDRE	ESS
	I	1	1	I	ID			0	0	0		MODE		R	EGI
	0	R/M	0		SOURCE PECIFIER			STINATI	-	0	0	1	1	1	C

# FCOS

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	EADDRE	ESS
I	'	1	1		ID						MODE		F	EGI
0	R/M	0			SOURCE		STINATI	-	0	0	1	1	1	C

# FGETMAN

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRE	ESS
	I			1		ID			0			MODE		R	REG
	0	R/M	0			OURCE		STINATI	-	0	0	1	1	1	

#### FMOD

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	1 COPROCESS			0	0	0		EF	FECTIVE	EADDRE	ESS
1			1		ID						MODE		R	REG
0	R/M	0		SOURCE			STINATI	-	0	1	0	0	0	

#### **FSGLDIV**

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ſ	1	1	1	1	COF	COPROCESSOR ID			0	0		EF	FECTIVE	ADDRE	ESS
	1	'		•		ID			0			MODE		F	REG
	0	R/M	0			OURCE PECIFIER		STINATI	-	0	1	0	0	1	

#### FREM

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
I	1				ID						MODE		F	REG
0	R/M	0		SOURCE			STINATI	-	0	1	0	0	1	

#### **FSCALE**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
I	'	1	I		ID			0			MODE		F	REG
0	R/M	0			OURCE PECIFIER		STINATI	-	0	1	0	0	1	

# FSINCOS

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
ſ	1			1	COF	PROCES	SOR	0				EF'	FECTIVE	E ADDRESS
	1		1 ' '			ID	I					MODE	ł	REGI
	0	R/M			SOURCE	E	DE	STINATI	ION	0	1	1	0	DESTIN
				S	SPECIFIE	ER	R	REGISTE	.R	0				REGIST

#### FCMP

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	PROCES	SOR	0	0	0		EF	FECTIVE		ESS
•					ID		Ŭ	Ũ	Ŭ		MODE		R	EGI
0	R/M	0		SOURCE			STINATI	-	0	1	1	1	0	C

#### FTST

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	EADDRE	ESS
	I	'	1	1		ID			0			MODE		F	EGI
	0	R/M	0		SOURCE			STINATI	-	0	1	1	1	0	1

# FABS

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
1	1	1	1	COF	PROCES	SOR	0	0	0		EF	FECTIV	E ADDRESS
I					ID						MODE		REGI
0	R/M	0		SOURCI			STINATI	-			(	OPMOD	E

#### FADD

15	14	13	12	11	10	9	8	7	6	5	4	3	2 1
4	4	4	4	COF	ROCES	SOR			0		EFI	FECTIVI	E ADDRESS
I	1				ID		0				MODE		REGI
0	R/M	0		SOURCE			STINATI	-			(	OPMOD	E

## FMOVE

			D/	ATA RE	GISTE	ER, EFI	FECTI	/E ADI	DRESS	TO R	EGISTE	ER	
15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	0		EF	FECTIVE	ADDRESS
1	1	1	I		ID		0	0	0		MODE		REG
0	R/M	0		SOURCE			STINATI	-			(	OPMODI	∃

#### FMUL

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	0		EFI	FECTIVE	ADDRES
I					ID						MODE	REG	
0	R/M	0		SOURCE			STINATI	-			(	OPMODI	E

#### **FNEG**

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	0		EFI	FECTIVE	ADDRESS
I					ID						MODE		REG
0	R/M	0		SOURCE			STINATI	-		•	(	OPMODI	Ē

### FSQRT

15	14	13	12	11	10	9	8	7	6	5	4	3	2
4	4	4	4	COF	ROCES	SOR	0	0	0		EFI	FECTIVE	ADDRESS
I					ID						MODE		REG
0	R/M	0		SOURCI			STINATI	-		·	(	OPMODI	E

#### **FSUB**

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	COF	ROCES	SOR	0	0	0		EFI	FECTIVE	EADDRES
	I	'	1	1		ID						MODE		REG
	0	R/M	0		SOURCE			STINATI	-			(	OPMOD	E

	-			SPECIFIER	REGISTER	(IF REQUIRED)
--	---	--	--	-----------	----------	---------------

#### FMOVE

					SY	STEM	CONT	ROL R	EGIST	ER				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COP	ROCES	SOR	0	0	0		EF MODE	FECTIVE		ESS REGI
1	0	dr		EGISTE SELECT		0	0	0	0	0	0	0	0	C

#### **FMOVEM**

						CON	TROL F	REGIS	TERS					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	ROCES ID	SOR	0	0	0		EF MODE	FECTIVE		ESS REGI
1	0	dr		EGISTE SELECT		0	0	0	0	0	0	0	0	C

#### FMOVEM

						DA	TA RE	GISTE	RS					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	ROCES	SOR	0	0	0		EF MODE	FECTIVI	E ADDRES	SS EGIS
1	1	dr	MC	DE	0	0	0		1	ļ.	REGIST	ER LIST	-	

#### cpGEN

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	
4		4	4	4	COF	ROCES	SOR	0	0	0		EFI	FECTIVI	E ADDRESS	
'		1	I			ID		0	0			MODE WORD			
	1     1     1     COPROCESSOR ID     0     0     0     EFFECTIVE ADDRESS MODE     REGIS       COPROCESSOR ID-DEPENDENT COMMAND WORD														
			OPT	IONAL E	FFECTI	VE ADDF	RESS O	R COPR	OCESSO	or ID-D	EFINED	EXTENS	ION WO	ORDS	

#### cpScc

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	0	1		EFI	FECTIV	E ADDRESS
			1		ID						MODE	REG	
0	0	0	0	0	0	0	0	0	0		COPRO	CESSO	R ID COND
		OPT	ONAL E	FFECTI	VE ADD	RESS O	R COPR	OCESSO	OR ID-D	EFINED	EXTENS	SION WO	ORDS

#### FBcc

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	PROCES ID	SOR	0	1	SIZE	С	ONDITIO	ONAL PF	REDICATE
		1	6-BIT DI	SPLACE	MENT O	R MOS	T SIGNIF	ICANT \	NORD O	F 32-BI	T DISPLA		IT
			LE	AST SIG	SNIFICA	NT WOR	RD OF 32	-BIT DIS	PLACE	ЛЕNT (IF	F NEEDE	D)	

# срВсс

15	14	13	12	11	10	9	8	7	6	5	4	3	2
1	1	1	1	COF	ROCES	SOR	0	1	SIZE		COPRO	CESSOI	R ID COND
				OPTIO	NAL COP	PROCES	SOR ID	DEFINE	D EXTE	NSION	WORDS		
							WOR	D OR					
						LONG-	WORD D	ISPLAC	EMENT				

# cpSAVE

	15	14	13	12	11	10	9	8	7	6	5	4	3	2
ſ	1	1	1	1	COF	PROCES	SOR	1	0	0		EFI	FECTIVE	ADDRESS
	I	1	1	I		ID			0	0		MODE		REG

# **FSAVE**

15	5	14	13	12	11	10	9	8	7	6	5	4	3	2
1		1	1	1	1 COPROCESSOR		1	0	0		EFFECTIVE ADDRESS			
		I	I	1		ID			0	0		MODE		REG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
_					ROCES	SOR					EF	FECTIV	EADDRE	SS
1	1	1	1		ID		1	0	0 1		MODE			GI
L														
FDB	cc													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	PROCES	SSOR	0	0	1	0	0	1		COL EGIS
0	0	0	0	0	0	0	0	0	0		CON			CAT
	_!		1	1		16-1	SIT DISF	LACEM	ENT					
cpD	Bcc													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	PROCES	SOR	0	0	1	0	0	1	RF	GI
			-		ID		-		-					-
0	0	0	0	0	0	0	0	0	0				R ID CON	DIT
				OPTIO	NAL CO	PROCES				NSION	WORDS			
						16-l	BIT DISF	PLACEM	ENT					
стр														
FIR	APcc													
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
1	1	1	1	COF	PROCES	SSOR	0	0	1	1	1	1		мо
0	0	0	0	0	0	0	0	0	0		CON	DITIONA		CAT
		16	BIT OP	ERAND	OR MO	ST SIGN	IFICANT	WORD	OF 32-B	IT OPE	RAND (IF	NEEDE	D)	
	LEAST SIGNIFICANT WORD OR 32-BIT OPERAND (IF NEEDED)													

# OPTIONAL WORD OR LONG-WORD OPERAND

#### **FNOP**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	1	1	1	COF	ROCES	SOR	0	1	0	0	0	0	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	

# PROCESSOR INSTRUCTION SUMMARY

This appendix provides a quick reference of the M68000 family instructions. The tion of this section is by processors and their addressing modes. All reference MC68000, MC68020, and MC68030 include references to the corresponding e controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the linclude the MC68LC040 and MC68EC040. This referencing applies throughout th unless otherwise specified. Table A-1 lists the M68000 family instructions by mnen indicates which processors they apply to.

Mnemonic	68000	68008	68010	68020	68030	68040	68881/ 68882	68851
ABCD	Х	Х	Х	Х	Х	Х		
ADD	Х	Х	Х	Х	Х	Х		
ADDA	Х	Х	Х	Х	Х	Х		
ADDI	Х	Х	Х	Х	Х	Х		
ADDQ	Х	Х	Х	Х	Х	Х		
ADDX	Х	Х	Х	Х	Х	Х		
AND	Х	Х	Х	Х	Х	Х		
ANDI	Х	Х	Х	Х	Х	Х		
ANDI to CCR	Х	Х	Х	Х	Х	Х		
ANDI to SR <sup>1</sup>	Х	Х	Х	Х	Х	Х		
ASL, ASR	Х	Х	Х	Х	Х	Х		
Bcc	Х	Х	Х	Х	Х	Х		
BCHG	Х	Х	Х	Х	Х	Х		
BCLR	Х	Х	Х	Х	Х	Х		
BFCHG				Х	Х	Х		
BFCLR				Х	Х	Х		
BFEXTS				Х	Х	Х		
BFEXTU				Х	Х	Х		
BFFFO				Х	Х	Х		

# Table A-1. M68000 Family Instruction Set And<br/>Processor Cross-Reference

BFSET				Х	Х	X		
BFTST				Х	Х	X		
BGND								
BKPT			Х	Х	Х	X		
BRA	Х	Х	Х	Х	Х	Х		
BSET	Х	Х	Х	Х	Х	X		
BSR	Х	Х	Х	Х	Х	X		
BTST	Х	Х	Х	Х	Х	Х		
CALLM				Х				
CAS, CAS2				Х	Х	X		
СНК	Х	Х	Х	Х	Х	X		
CHK2				Х	Х	X		
CINV <sup>1</sup>						Х		
CLR	Х	Х	Х	Х	Х	Х		
CMP	Х	Х	Х	Х	Х	Х		
СМРА	Х	Х	Х	Х	Х	X		
CMPI	Х	Х	Х	Х	Х	Х		
СМРМ	Х	Х	Х	Х	Х	Х		
CMP2				Х	Х	Х		
срВсс				Х	Х			
cpDBcc				Х	Х			
cpGEN				Х	Х			
cpRESTORE <sup>1</sup>				Х	Х			
cpSAVE <sup>1</sup>				Х	Х			
cpScc				Х	Х			
cpTRAPcc				Х	Х			
CPUSH <sup>1</sup>						X		
DBcc	Х	Х	X	Х	Х	X		
DIVS	Х	Х	X	Х	Х	X		
DIVSL				Х	Х	X		
DIVU	Х	X	X	Х	Х	X		
DIVUL				Х	Х	X		+

EORI	Х	Х	Х	Х	Х	Х		
EORI to CCR	Х	Х	Х	Х	Х	Х		
EORI to SR <sup>1</sup>	Х	Х	Х	Х	Х	Х		
EXG	Х	Х	Х	Х	Х	Х		
EXT	Х	Х	Х	Х	Х	Х		
EXTB				Х	Х	Х		
FABS						X <sup>2</sup>	Х	
FSABS,						X <sup>2</sup>		
FDABS						X-		
FACOS						2,3	Х	
FADD						X <sup>2</sup>	Х	
FSADD,								
FDADD						X <sup>2</sup>		
FASIN						2,3	Х	
FATAN						2,3	Х	
FATANH						2,3	Х	
FBcc						X <sup>2</sup>	Х	
FCMP						X <sup>2</sup>	Х	
FCOS						2,3	Х	
FCOSH						2,3	Х	
FDBcc						X <sup>2</sup>	Х	
FDIV						X <sup>2</sup>	Х	
FSDIV, FDDIV						X <sup>2</sup>		
FETOX						2,3	Х	
FETOXM1						2,3	Х	
FGETEXP						2,3	Х	
FGETMAN						2,3	Х	
FINT						2,3	Х	
FINTRZ						2,3	Х	
FLOG10						2,3	Х	
FLOG2						2,3	Х	
FLOGN						2,3	Х	

FMOD	2,3	X	
FMOVE	X <sup>2</sup>	Х	
FSMOVE,	X <sup>2</sup>		
FDMOVE	λ-		
FMOVECR	2,3	Х	
FMOVEM	X <sup>2</sup>	Х	
FMUL	X <sup>2</sup>	Х	
FSMUL,	X <sup>2</sup>		
FDMUL	λ-		
FNEG	X <sup>2</sup>	Х	
FSNEG,	X <sup>2</sup>		
FDNEG	X-		
FNOP	X <sup>2</sup>	Х	
FREM	2,3	Х	
FRESTORE <sup>1</sup>	X <sup>2</sup>	Х	
FSAVE*	X <sup>2</sup>	Х	
FSCALE	2,3	Х	
FScc	X <sup>2</sup>	Х	
FSGLDIV	2,3	Х	
FSGLMUL	2,3	Х	
FSIN	2,3	Х	
FSINCOS	2,3	Х	
FSINH	2,3	Х	
FSQRT	X <sup>2</sup>	X	
FSSQRT,	X <sup>2</sup>		
FDSQRT			
FSUB	X <sup>2</sup>	X	
FSSUB,	X <sup>2</sup>		
FDSUB			
FTAN	2,3	Х	
FTANH	2,3	Х	
FTENTOX	2,3	Х	
FTRAPcc	X <sup>2</sup>	X	
FTST	X <sup>2</sup>	X	

ILLEGAL	Х	Х	Х	Х	Х	Х	
JMP	Х	Х	Х	Х	Х	Х	
JSR	Х	Х	Х	Х	Х	Х	
LEA	Х	Х	Х	Х	Х	Х	
LINK	Х	Х	Х	Х	Х	Х	
LPSTOP							
LSL,LSR	Х	Х	Х	Х	Х	Х	
MOVE	Х	Х	Х	Х	Х	Х	
MOVEA	Х	Х	Х	Х	Х	Х	
MOVE from CCR			Х	Х	Х	Х	
MOVE to CCR	Х	Х	Х	Х	Х	Х	
MOVE from SR <sup>1</sup>	4	4	Х	Х	Х	Х	
MOVE to SR <sup>1</sup>	Х	Х	Х	Х	Х	Х	
MOVE USP <sup>1</sup>	Х	Х	Х	Х	Х	Х	
MOVE16						Х	
MOVEC <sup>1</sup>			Х	Х	Х	Х	
MOVEM	Х	Х	Х	Х	Х	Х	
MOVEP	Х	Х	Х	Х	Х	Х	
MOVEQ	Х	Х	Х	Х	Х	Х	
MOVES <sup>1</sup>			Х	Х	Х	Х	
MULS	Х	Х	Х	Х	Х	Х	
MULU	Х	Х	Х	Х	Х	Х	
NBCD	Х	Х	Х	Х	Х	Х	
NEG	Х	Х	Х	Х	Х	Х	
NEGX	Х	Х	Х	Х	Х	Х	
NOP	Х	Х	Х	Х	Х	Х	
NOT	Х	Х	Х	Х	Х	Х	
OR	Х	Х	Х	Х	Х	Х	

ORI to CCR	Х	Х	Х	Х	Х	Х			
ORI to SR <sup>1</sup>	Х	Х	Х	Х	Х	Х			
PACK				Х	Х	Х			
PBcc <sup>1</sup>								Х	
PDBcc <sup>1</sup>								Х	
PEA	Х	Х	Х	Х	Х	Х			
PFLUSH <sup>1</sup>					X <sup>5</sup>	Х		Х	
PFLUSHA <sup>1</sup>					X <sup>5</sup>			Х	
PFLUSHR <sup>1</sup>								Х	
PFLUSHS <sup>1</sup>								Х	11
PLOAD <sup>1</sup>					X <sup>5</sup>			Х	+
PMOVE <sup>1</sup>					Х			Х	+
PRESTORE <sup>1</sup>								Х	
PSAVE <sup>1</sup>								Х	
PScc <sup>1</sup>								Х	+
PTEST <sup>1</sup>					Х	Х		Х	+
PTRAPcc <sup>1</sup>							1	Х	
PVALID						1	1	Х	+ 1
RESET <sup>1</sup>	Х	Х	Х	Х	Х	Х			$\uparrow$
ROL,ROR	Х	Х	X	Х	Х	Х			+ 1
ROXL,	х	x	x	x	х	х			
ROXR	~								
RTD			Х	Х	Х	Х			
RTE <sup>1</sup>	Х	Х	X	Х	Х	Х			$\top$
RTM				Х					
RTR	Х	Х	X	Х	Х	Х			
RTS	Х	X	X	Х	X	Х			
SBCD	X	X	X	X	X	X			
Scc	X	X	X	X	X	X			
STOP <sup>1</sup>	Х	Х	Х	Х	Х	X			
SUB	X	X	X	X	X	X			
SUBA	X	X	X	X	X	X			
SUBI	X	X	X	X	X	X			
SUBQ	X	X	X	X	X	X			
SUBX	Х	Х	X	Х	Х	Х			

TAS	Х	X	Х	Х	Х	X	
TBLS,			· · · · · · · · · · · · · · · · · · ·				
TBLSN	1		'				
TBLU,							
TBLUN	1						
TRAP	Х	Х	Х	Х	Х	Х	
TRAPcc	[]			Х	Х	Х	
TRAPV	Х	Х	Х	Х	Х	Х	
TST	Х	Х	Х	Х	Х	Х	
UNLK	Х	X	Х	Х	Х	Х	
UNPK				Х	Х	X	

NOTES:

1. Privileged (Supervisor) Instruction.

2. Not applicable to MC68EC040 and MC68LC040

3. These instructions are software supported on the MC68040.

4. This instruction is not privileged for the MC68000 and MC68008.

5. Not applicable to MC68EC030.

ABCD	Add Decimal with Extend
ADD	Add
ADDA	Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ANDI to CCR	AND Immediate to Condition Code Register
ANDI to SR	AND Immediate to Status Register
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
BGND	Enter Background Mode
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit
CALLM	CALL Module
CAS	Compare and Swap Operands
CAS2	Compare and Swap Dual Operands
СНК	Check Register Against Bound
CHK2	Check Register Against Upper and Lower Bounds
CINV	Invalidate Cache Entries
CLR	Clear
CMP	Compare
CMPA	Compare Address
CMPI	Compare Immediate
СМРМ	Compare Memory to Memory
CMP2	Compare Register Against Upper and Lower Bounds
срВсс	Branch on Coprocessor Condition
cpDBcc	Test Coprocessor Condition Decrement and Branch
cpGEN	Coprocessor General Function
cpRESTORE	Coprocessor Restore Function

CPUSH	Push then Invalidate Cache Entries
DBcc	Test Condition, Decrement and Branch
DIVS, DIVSL	Signed Divide
DIVU, DIVUL	Unsigned Divide
EOR	Logical Exclusive-OR
EORI	Logical Exclusive-OR Immediate
EORI to CCR	Exclusive-OR Immediate to Condition Code Register
EORI to SR	Exclusive-OR Immediate to Status Register
EXG	Exchange Registers
EXT, EXTB	Sign Extend
FABS	Floating-Point Absolute Value
FSFABS, FDFABS	Floating-Point Absolute Value (Single/Double Precision)
FACOS	Floating-Point Arc Cosine
FADD	Floating-Point Add
FSADD, FDADD	Floating-Point Add (Single/Double Precision)
FASIN	Floating-Point Arc Sine
FATAN	Floating-Point Arc Tangent
FATANH	Floating-Point Hyperbolic Arc Tangent
FBcc	Floating-Point Branch
FCMP	Floating-Point Compare
FCOS	Floating-Point Cosine
FCOSH	Floating-Point Hyperbolic Cosine
FDBcc	Floating-Point Decrement and Branch
FDIV	Floating-Point Divide
FSDIV, FDDIV	Floating-Point Divide (Single/Double Precision)
FETOX	Floating-Point ex
FETOXM1	Floating-Point ex - 1
FGETEXP	Floating-Point Get Exponent
FGETMAN	Floating-Point Get Mantissa
FINT	Floating-Point Integer Part
FINTRZ	Floating-Point Integer Part, Round-to-Zero
FLOG10	Floating-Point Log10
FLOG2	Floating-Point Log2
FLOGN	Floating-Point Loge
FLOGNP1	Floating-Point Loge (x + 1)
FMOD	Floating-Point Modulo Remainder
FMOVE	Move Floating-Point Register
FSMOVE,FDMOVE	Move Floating-Point Register (Single/Double Precision)
FMOVECR	Move Constant ROM
FMOVEM	Move Multiple Floating-Point Registers
FMUL	Floating-Point Multiply
FSMUL,FDMUL	Floating-Point Multiply (Single/Double Precision)
FNEG	Floating-Point Negate
FSNEG,FDNEG	Floating-Point Negate (Single/Double Precision)
FNOP	Floating-Point No Operation
FNOP	

FSCALE	Floating-Point Scale Exponent	
FScc	Floating-Point Set According to Condition	
FSGLDIV	Single-Precision Divide	
FSGLMUL	Single-Precision Multiply	
FSIN	Sine	
FSINCOS	Simultaneous Sine and Cosine	
FSINH	Hyperbolic Sine	
FSQRT	Floating-Point Square Root	
FSSQRT,FDSQRT	Floating-Point Square Root (Single/Double Precision)	
FSUB	Floating-Point Subtract	
FSSUB,FDSUB	Floating-Point Subtract (Single/Double Precision)	
FTAN	Tangent	
FTANH	Hyperbolic Tangent	
FTENTOX	Floating-Point 10x	
FTRAPcc	Floating-Point Trap On Condition	
FTST	Floating-Point Test	
FTWOTOX	Floating-Point 2x	
ILLEGAL	Take Illegal Instruction Trap	
JMP	Jump	
JSR	Jump to Subroutine	
LEA	Load Effective Address	
LINK	Link and Allocate	
LPSTOP	Low-Power Stop	
LSL, LSR	Logical Shift Left and Right	
MOVE	Move	
MOVEA	Move Address	
MOVE from CCR	Move from Condition Code Register	
MOVE from SR	Move from Status Register	
MOVE to CCR	Move to Condition Code Register	
MOVE to SR	Move to Status Register	
MOVE USP	Move User Stack Pointer	
MOVE16	16-Byte Block Move	
MOVEC	Move Control Register	
MOVEM	Move Multiple Registers	
MOVEP	Move Peripheral	
MOVEQ	Move Quick	
MOVES	Move Alternate Address Space	
MULS	Signed Multiply	
MULU	Unsigned Multiply	
NBCD	Negate Decimal with Extend	
NEG	Negate	
NEGX	Negate with Extend	
NOP	No Operation	
NOT	Logical Complement	

ORI to SR	Inclusive-OR Immediate to Status Register		
PACK	Pack BCD		
PBcc	Branch on PMMU Condition		
PDBcc	Test, Decrement, and Branch on PMMU Condition		
PEA	Push Effective Address		
PFLUSH	Flush Entry(ies) in the ATCs		
PFLUSHA	Flush Entry(ies) in the ATCs		
PFLUSHR	Flush Entry(ies) in the ATCs and RPT Entries		
PFLUSHS	Flush Entry(ies) in the ATCs		
PLOAD	Load an Entry into the ATC		
PMOVE	Move PMMU Register		
PRESTORE	PMMU Restore Function		
PSAVE	PMMU Save Function		
PScc	Set on PMMU Condition		
PTEST	Test a Logical Address		
PTRAPcc	Trap on PMMU Condition		
PVALID	Validate a Pointer		
RESET	Reset External Devices		
ROL, ROR	Rotate Left and Right		
ROXL, ROXR	Rotate with Extend Left and Right		
RTD	Return and Deallocate		
RTE	Return from Exception		
RTM	Return from Module		
RTR	Return and Restore		
RTS	Return from Subroutine		
SBCD	Subtract Decimal with Extend		
Scc	Set Conditionally		
STOP	Stop		
SUB	Subtract		
SUBA	Subtract Address		
SUBI	Subtract Immediate		
SUBQ	Subtract Quick		
SUBX	Subtract with Extend		
SWAP	Swap Register Words		
TAS	Test Operand and Set		
TBLS, TBLSN	Signed Table Lookup with Interpolate		
TBLU, TBLUN	Unsigned Table Lookup with Interpolate		
TRAP	Тгар		
TRAPcc	Trap Conditionally		
TRAPV	Trap on Overflow		
TST	Test Operand		
UNLK	Unlink		
UNPK	Unpack BCD		

Table A-3 lists the instructions used with the MC68000 and MC68008 processors, a A-4 lists the instructions used with MC68010.

Mnemonic	Description	
ABCD	Add Decimal with Extend	
ADD	Add	
ADDA	Add Address	
ADDI	Add Immediate	
ADDQ	Add Quick	
ADDX	Add with Extend	
AND	Logical AND	
ANDI	Logical AND Immediate	
ANDI to CCR	AND Immediate to Condition Code Register	
ANDI to SR	AND Immediate to Status Register	
ASL, ASR	Arithmetic Shift Left and Right	
Bcc	Branch Conditionally	
BCHG	Test Bit and Change	
BCLR	Test Bit and Clear	
BRA	Branch	
BSET	Test Bit and Set	
BSR	Branch to Subroutine	
BTST	Test Bit	
СНК	Check Register Against Bound	
CLR	Clear	
СМР	Compare	
СМРА	Compare Address	
CMPI	Compare Immediate	
СМРМ	Compare Memory to Memory	
DBcc	Test Condition, Decrement, and Branch	
DIVS	Signed Divide	
DIVU	Unsigned Divide	
EOR	Logical Exclusive-OR	
EORI	Logical Exclusive-OR Immediate	
EORI to CCR	Exclusive-OR Immediate to Condition Code Register	
EORI to SR	Exclusive-OR Immediate to Status Register	
EXG	Exchange Registers	
EXT	Sign Extend	
ILLEGAL	Take Illegal Instruction Trap	
JMP	Jump	
JSR	Jump to Subroutine	

 Table A-3. MC68000 and MC68008 Instruction Set

LSL, LSR	Logical Shift Left and Right	
MOVE	Move	
MOVEA	Move Address	
MOVE to CCR	Move to Condition Code Register	
MOVE from SR	Move from Status Register	
MOVE to SR	Move to Status Register	
MOVE USP	Move User Stack Pointer	
MOVEM	Move Multiple Registers	
MOVEP	Move Peripheral	
MOVEQ	Move Quick	
MULS	Signed Multiply	
MULU	Unsigned Multiply	
NBCD	Negate Decimal with Extend	
NEG	Negate	
NEGX	Negate with Extend	
NOP	No Operation	
NOT	Logical Complement	
OR	Logical Inclusive-OR	
ORI	Logical Inclusive-OR Immediate	
ORI to CCR	Inclusive-OR Immediate to Condition Code Register	
ORI to SR	Inclusive-OR Immediate to Status Register	
PEA	Push Effective Address	
RESET	Reset External Devices	
ROL, ROR	Rotate Left and Right	
ROXL, ROXR	Rotate with Extend Left and Right	
RTE	Return from Exception	
RTR	Return and Restore	
RTS	Return from Subroutine	
SBCD	Subtract Decimal with Extend	
Scc	Set Conditionally	
STOP	Stop	
SUB	Subtract	
SUBA	Subtract Address	
SUBI	Subtract Immediate	
SUBQ	Subtract Quick	
SUBX	Subtract with Extend	
SWAP	Swap Register Words	
TAS	Test Operand and Set	
TRAP	Тгар	
TRAPV	Trap on Overflow	
TST	Test Operand	
UNLK	Unlink	

ADDI	Add Immediate	
ADDQ	Add Quick	
ADDX	Add with Extend	
AND	Logical AND	
ANDI	Logical AND Immediate	
ANDI to CCR	AND Immediate to Condition Code Register	
ANDI to SR	AND Immediate to Status Register	
ASL, ASR	Arithmetic Shift Left and Right	
Bcc	Branch Conditionally	
BCHG	Test Bit and Change	
BCLR	Test Bit and Clear	
BKPT	Breakpoint	
BRA	Branch	
BSET	Test Bit and Set	
BSR	Branch to Subroutine	
BTST	Test Bit	
СНК	Check Register Against Bound	
CLR	Clear	
CMP	Compare	
CMPA	Compare Address	
CMPI	Compare Immediate	
СМРМ	Compare Memory to Memory	
DBcc	Test Condition, Decrement and Branch	
DIVS	Signed Divide	
DIVU	Unsigned Divide	
EOR	Logical Exclusive-OR	
EORI	Logical Exclusive-OR Immediate	
EORI to CCR	Exclusive-OR Immediate to Condition Code Register	
EORI to SR	Exclusive-OR Immediate to Status Register	
EXG	Exchange Registers	
EXT	Sign Extend	
ILLEGAL	Take Illegal Instruction Trap	
JMP	Jump	
JSR	Jump to Subroutine	

MOVE	Move	
MOVEA	Move Address	
MOVE from CCR	Move from Condition Code Register	
MOVE from SR	Move from Status Register	
MOVE to CCR	Move to Condition Code Register	
MOVE to SR	Move to Status Register	
MOVE USP	Move User Stack Pointer	
MOVEC	Move Control Register	
MOVEM	Move Multiple Registers	
MOVEP	Move Peripheral	
MOVEQ	Move Quick	
MOVES	Move Address Space	
MULS	Signed Multiply	
MULU	Unsigned Multiply	
NBCD	Negate Decimal with Extend	
NEG	Negate	
NEGX	Negate with Extend	
NOP	No Operation	
NOT	Logical Complement	
OR	Logical Inclusive-OR	
ORI	Logical Inclusive-OR Immediate	
ORI to CCR	Inclusive-OR Immediate to Condition Code Register	
ORI to SR	Inclusive-OR Immediate to Status Register	
PEA	Push Effective Address	
RESET	Reset External Devices	
ROL, ROR	Rotate Left and Right	
ROXL, ROXR	Rotate with Extend Left and Right	
RTD	Return and Deallocate	
RTE	Return from Exception	
RTR	Return and Restore	
RTS	Return from Subroutine	
SBCD	Subtract Decimal with Extend	
Scc	Set Conditionally	
STOP	Stop	
SUB	Subtract	
SUBA	Subtract Address	
SUBI	Subtract Immediate	
SUBQ	Subtract Quick	
SUBX	Subtract with Extend	
SWAP	Swap Register Words	
TAS	Test Operand and Set	
TRAP	Тгар	
TRAPV	Trap on Overflow	
TST	Test Operand	
UNLK	Unlink	
L	<u> </u>	

Mode	Generation
Register Direct Addressing Data Register Direct Address Register Direct	<ea> = Dn <ea> = An</ea></ea>
Absolute Data Addressing Absolute Short Absolute Long	<ea> = (Next Word) <ea> = (Next Two Words)</ea></ea>
Program Counter Relative Addressing Relative with Offset Relative with Index and Offset	<ea> = (PC) + d<sub>16</sub> <ea> = (PC) + d<sub>8</sub></ea></ea>
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	< ea > = (An) < ea > = (An), An - An + N An - An - N, < ea > = (An) $< ea > = (An) + d_{16}$ $< ea > = (An) + (Xn) + d_8$
Immediate Data Addressing Immediate Quick Immediate	DATA = Next Word(s) Inherent Data
Implied Addressing Implied Register	<ea> = SR, USP, SSP, PC, VBR, SFC, DFC</ea>

# Data Addressing Modes

N = 1 for byte, 2 for word, and 4 for long word. If An is the stack pointer and the operand size is byte, N = 2 to keep the stack pointer on a word boundary.

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ANDI to CCR	AND Immediate to Condition Code Register
ANDI to SR	AND Immediate to Status Register
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit
CALLM	CALL Module
CAS	Compare and Swap Operands
CAS2	Compare and Swap Dual Operands
СНК	Check Register Against Bound
CHK2	Check Register Against Upper and Lower Bounds
CLR	Clear
CMP	Compare
CMP2	Compare Register Against Upper and Lower Bounds
СМРА	Compare Address
CMPI	Compare Immediate

 Table A-6. MC68020 Instruction Set Summary

MOTOROLA

cpGENCoprocessor General FunctioncpRESTORECoprocessor Restore FunctioncpSAVECoprocessor Save FunctioncpSccSet on Coprocessor ConditionopTRACPccTrap on Coprocessor ConditionDBccTest Condition, Decrement, and BranchDIVS, DIVSLSigned DivideEORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALogical Shift Left and RightMOVEMoveMOVE from CCRMove from Condition Code RegisterMOVE from CCRMove from Condition Code RegisterMOVE from SRMove to Condition Code RegisterMOVE for SRMove to Condition Code RegisterMOVE LOSPMove to Status RegisterMOVE LOSRMove Move Move ProjheralMOVEQMove AddressMOVEQMove Address SpaceMOVEMove Address SpaceMOVE DSPMove Address SpaceMOVEQMove Alternate Address SpaceMOVEDMove Alternate Address SpaceMOVESMove Alternate Address SpaceMOVESMove Alternate Address SpaceMOVESMove Alternate Address SpaceMOVES <th>cpDBcc</th> <th>Test Coprocessor Condition, Decrement and Branch</th>	cpDBcc	Test Coprocessor Condition, Decrement and Branch
cpSAVE       Coprocessor Save Function         cpScc       Set on Coprocessor Condition         cpTRACPcc       Trap on Coprocessor Condition         DBcc       Test Condition, Decrement, and Branch         DIVS, DIVSL       Signed Divide         EOR       Logical Exclusive-OR         EORI       Logical Exclusive-OR Immediate         EORI       Coprocessor Save Function         EOR       Logical Exclusive-OR         EORI to CCR       Exclusive-OR Immediate to Condition Code Register         EORI to SR       Exclusive-OR Immediate to Status Register         EXT, EXTB       Sign Extend         ILLEGAL       Take Illegal Instruction Trap         JMP       Jump         JSR       Jump to Subroutine         LEA       Load Effective Address         LINK       Link and Allocate         LSL, LSR       Logical Shift Left and Right         MOVE       Move         MOVE from CCR       Move from Condition Code Register         MOVE from SR       Move form Status Register         MOVE to CCR       Move to Condition Code Register         MOVE to SR       Move Outine         MOVE to SR       Move Outine         MOVE to SR       Move User Stack Pointer <td>cpGEN</td> <td>Coprocessor General Function</td>	cpGEN	Coprocessor General Function
cpScc       Set on Coprocessor Condition         cpTRACPcc       Trap on Coprocessor Condition         DBcc       Test Condition, Decrement, and Branch         DIVS, DIVSL       Signed Divide         EOR       Logical Exclusive-OR         EORI       Logical Exclusive-OR Immediate         EORI to CCR       Exclusive-OR Immediate to Condition Code Register         EXG       Exclusive-OR Immediate to Status Register         ILLEGAL       Take Illegal Instruction Trap         JMP       Jump         JSR       Jump to Subroutine         LEA       Load Effective Address         LINK       Link and Allocate         LSL, LSR       Logical Shift Left and Right         MOVE       Move         MOVE from CCR       Move from Condition Code Register         MOVE from SR       Move to Condition Code Register         MOVE to CCR       Move to Condition Code Register         MOVE to SR       Move Outrol Re	cpRESTORE	Coprocessor Restore Function
cpTRACPcc       Trap on Coprocessor Condition         DBcc       Test Condition, Decrement, and Branch         DIVS, DIVSL       Signed Divide         DIVU, DIVUL       Unsigned Divide         EOR       Logical Exclusive-OR         EORI       Logical Exclusive-OR Immediate         EORI to CCR       Exclusive-OR Immediate to Condition Code Register         EORI to SR       Exclusive-OR Immediate to Status Register         EXG       Exchange Registers         EXT, EXTB       Sign Extend         ILLEGAL       Take Illegal Instruction Trap         JMP       Jump         JSR       Jump to Subroutine         LEA       Load Effective Address         LINK       Link and Allocate         LSL, LSR       Logical Shift Left and Right         MOVE       Move         MOVE from CCR       Move from Condition Code Register         MOVE from SR       Move to Status Register         MOVE to SR       Move to Condition Code Register         MOVE USP       Move to Status Register         MOVE to SR       Move to Status Register         MOVE to SR       Move Ove Ove Ove Ove Ove Ove Ove Ove Ove O	cpSAVE	Coprocessor Save Function
DBcc         Test Condition, Decrement, and Branch           DIVS, DIVSL         Signed Divide           DIVU, DIVUL         Unsigned Divide           EOR         Logical Exclusive-OR           EORI         Logical Exclusive-OR Immediate           EORI to CCR         Exclusive-OR Immediate to Condition Code Register           EORI to SR         Exclusive-OR Immediate to Status Register           EXG         Exchange Registers           EXT, EXTB         Sign Extend           ILLEGAL         Take Illegal Instruction Trap           JMP         Jump           JSR         Jump to Subroutine           LEA         Load Effective Address           LINK         Link and Allocate           LSL, LSR         Logical Shift Left and Right           MOVE         Move           MOVE from CCR         Move from Condition Code Register           MOVE form SR         Move to Status Register           MOVE to SR         Move to Status Register           MOVEC         Move dow User Stack Pointer           MOVED         Move Outrol Register           MOVED         Move Outrol Register           MOVEQ         Move Alternate Address Space           MOVED         Move Alternate Address Space	cpScc	Set on Coprocessor Condition
DIVS, DIVSL       Signed Divide         DIVU, DIVUL       Unsigned Divide         EOR       Logical Exclusive-OR         EORI       Logical Exclusive-OR Immediate         EORI to CCR       Exclusive-OR Immediate to Condition Code Register         EORI to SR       Exclusive-OR Immediate to Status Register         EXG       Exclusive-OR Immediate to Status Register         EXG       Exclusive-OR Immediate to Status Register         EXT, EXTB       Sign Extend         ILLEGAL       Take Illegal Instruction Trap         JMP       Jump         JSR       Jump to Subroutine         LEA       Load Effective Address         LINK       Link and Allocate         LSL, LSR       Logical Shift Left and Right         MOVE       Move         MOVE from CCR       Move from Condition Code Register         MOVE from SR       Move from Status Register         MOVE to CCR       Move to Condition Code Register         MOVE USP       Move to Status Register         MOVEC       Move docontine Registers         MOVEC       Move Ocontrol Register         MOVED       Move Address         MOVEQU       Move Address Space         MOVEQU       Move Atternate Address Space	cpTRACPcc	Trap on Coprocessor Condition
DIVU, DIVUL     Unsigned Divide       EOR     Logical Exclusive-OR       EORI     Logical Exclusive-OR Immediate       EORI to CCR     Exclusive-OR Immediate to Condition Code Register       EORI to SR     Exclusive-OR Immediate to Status Register       EXG     Exclusive-OR Immediate to Status Register       EXT, EXTB     Sign Extend       ILLEGAL     Take Illegal Instruction Trap       JMP     Jump       JSR     Jump to Subroutine       LEA     Load Effective Address       LINK     Link and Allocate       LSL, LSR     Logical Shift Left and Right       MOVE     Move       MOVE from CCR     Move from Condition Code Register       MOVE from SR     Move from Status Register       MOVE to CCR     Move to Condition Code Register       MOVE to SR     Move to Status Register       MOVE to SR     Move Control Register       MOVEC     Move Multiple Registers       MOVEQ     Move Address Space       MOVEP     Move Address Space       MOVES     Move Alternate Address Space       MOVES     Move Alternate Address Space	DBcc	Test Condition, Decrement, and Branch
EORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALogical Shift Left and RightMOVEMoveMOVEMove from Condition Code RegisterMOVE from CCRMove from Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVE to SRMove Control RegisterMOVECMove AddressMOVECMove Control RegisterMOVESMove Multiple RegistersMOVEQMove Address SpaceMOVESMove Address SpaceMOVEDMove MultiplyMULLSSigned MultiplyMULSSigned MultiplyNULUUnsigned MultiplyNBCDNegate Decimal with ExtendNOPNo Operation	DIVS, DIVSL	Signed Divide
EORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE from CCRMove from Condition Code RegisterMOVE for SRMove form Condition Code RegisterMOVE to SRMove to Condition Code RegisterMOVE to SRMove to Condition RegisterMOVEDMove User Stack PointerMOVECMove Control RegisterMOVERMove Move Multiple RegistersMOVERMove QuickMOVESMove Address SpaceMOVESMove Address SpaceMOVESMove Multiple RegistersMOVESMove Address SpaceMOVEDMove Address SpaceMOVEDMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGANegate with ExtendNOPNo Operation	DIVU, DIVUL	Unsigned Divide
EORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE from CCRMove from Condition Code RegisterMOVE for CCRMove from Code RegisterMOVE to SRMove to Condition Code RegisterMOVE to SRMove to Condition Code RegisterMOVEDMove to Condition Code RegisterMOVE to SRMove to Condition RegisterMOVECMove to Condition RegisterMOVEDMove Out Condition RegisterMOVEDMove Multiple RegistersMOVEQMove QuickMOVESMove Address SpaceMOVESMove Alternate Address SpaceMULSSigned MultiplyNBCDNegate MultiplyNBCDNegate Decimal with ExtendNCPNo Operation	EOR	Logical Exclusive-OR
EORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Codition Code RegisterMOVE from CCRMove to Condition Code RegisterMOVE to CCRMove to Status RegisterMOVE to SRMove to Status RegisterMOVECMove Outrol RegisterMOVECMove Outrol RegisterMOVECMove AudressMOVETMove QuickMOVEDMove Autrol RegisterMOVEDMove Control RegisterMOVEDMove Autrol RegisterMOVEPMove QuickMOVEPMove Alternate Address SpaceMULSSigned MultiplyMULSSigned MultiplyMULUUnsigned MultiplyNECDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	EORI	Logical Exclusive-OR Immediate
EXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMove AddressMOVE from CCRMove from Codition Code RegisterMOVE from SRMove to Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVECMove Outrol RegisterMOVECMove Outrol RegisterMOVERMove PeripheralMOVEPMove Autrate Address SpaceMOVEPMove Alternate Address SpaceMOVESSigned MultiplyMULJUnsigned MultiplyMULUUnsigned MultiplyMULUNegateNEGDNegateNEGXNegate with ExtendNOPNo Operation	EORI to CCR	Exclusive-OR Immediate to Condition Code Register
EXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove User Stack PointerMOVECMove Outrol RegisterMOVECMove Multiple RegistersMOVEPMove PeripheralMOVEQMove Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNGPNo Operation	EORI to SR	Exclusive-OR Immediate to Status Register
ILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE from CCRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVERMove QuickMOVEQMove PeripheralMOVESMove Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	EXG	Exchange Registers
JMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove to Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVECMove to Status RegisterMOVECMove to Status RegisterMOVECMove Outrol RegisterMOVECMove Multiple RegistersMOVEQMove QuickMOVEQMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	EXT, EXTB	Sign Extend
JSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove to Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove User Stack PointerMOVECMove Control RegisterMOVECMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	ILLEGAL	Take Illegal Instruction Trap
LEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove to Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove Outrol RegisterMOVECMove Control RegisterMOVEDMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	JMP	Jump
LINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Multiple RegistersMOVEPMove PeripheralMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	JSR	Jump to Subroutine
LSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Multiple RegistersMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULUUnsigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LEA	Load Effective Address
MOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULUUnsigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LINK	Link and Allocate
MOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULUUnsigned MultiplyMULUNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LSL, LSR	Logical Shift Left and Right
MOVE from CCRMove from Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE	Move
MOVE from SRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEQMove PeripheralMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVEA	Move Address
MOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE from CCR	Move from Condition Code Register
MOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE from SR	Move from Status Register
MOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE to CCR	Move to Condition Code Register
MOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE to SR	Move to Status Register
MOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE USP	Move User Stack Pointer
MOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNEGXNegate with ExtendNOPNo Operation	MOVEC	Move Control Register
MOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEM	Move Multiple Registers
MOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEP	Move Peripheral
MULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEQ	Move Quick
MULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVES	Move Alternate Address Space
NBCD     Negate Decimal with Extend       NEG     Negate       NEGX     Negate with Extend       NOP     No Operation		
NEG     Negate       NEGX     Negate with Extend       NOP     No Operation	MULU	
NEGX         Negate with Extend           NOP         No Operation		-
NOP No Operation	NEG	Negate
	NEGX	Negate with Extend
NOT Logical Complement	NOP	
	NOT	Logical Complement

ORI to CCR	Inclusive-OR Immediate to Condition Code Register
ORI to SR	Inclusive-OR Immediate to Status Register
PACK	Pack BCD
PEA	Push Effective Address
RESET	Reset External Devices
ROL, ROR	Rotate Left and Right
ROXL, ROXR	Rotate with Extend Left and Right
RTD	Return and Deallocate
RTE	Return from Exception
RTM	Return from Module
RTR	Return and Restore
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditionally
STOP	Stop
SUB	Subtract
SUBA	Subtract Address
SUBI	Subtract Immediate
SUBQ	Subtract Quick
SUBX	Subtract with Extend
SWAP	Swap Register Words
TAS	Test Operand and Set
TRAP	Тгар
TRAPcc	Trap Conditionally
TRAPV	Trap on Overflow
TST	Test Operand
UNLK	Unlink
UNPK	Unpack BCD

Addressing Modes	Syntax
Register Direct Address Register Direct	Dn
Address Register Direct	An
Register Indirect Address Register Indirect Address Register Indirect with Postincrement Address Register Indirect with Predecrement Address Register Indirect with Displacement	(An) (An)+ –(An) (d <sub>16</sub> ,An)
Register Indirect with Index Address Register Indirect with Index (8-Bit Displacement) Address Register Indirect with Index (Base Displacement)	(d <sub>8</sub> ,An,Xn) (bd,An,Xn)
Memory Indirect Memory Indirect Postindexed Memory Indirect Preindexed	([bd,An],Xn,od) ([bd,An,Xn],od)
Program Counter Indirect with Displacement	(d <sub>16</sub> ,PC)
Program Counter Indirect with Index PC Indirect with Index (8-Bit Displacement) PC Indirect with Index (Base Displacement)	(d <sub>8</sub> ,PC,Xn) (bd,PC,Xn)
Program Counter Memory Indirect PC Memory Indirect Postindexed PC Memory Indirect Preindexed	([bd,PC],Xn,od) ([bd,PC,Xn],od)
Absolute Absolute Short Absolute Long	(xxx).W (xxx).L
Immediate	# <data></data>

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ANDI to CCR	AND Immediate to Condition Code Register
ANDI to SR	AND Immediate to Status Register
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit
CAS	Compare and Swap Operands
CAS2	Compare and Swap Dual Operands
СНК	Check Register Against Bound
CHK2	Check Register Against Upper and Lower Bounds
CLR	Clear
CMP	Compare
СМРА	Compare Address
CMPI	Compare Immediate
СМРМ	Compare Memory to Memory
L	

 Table A-8. MC68030 Instruction Set Summary

cpGENCoprocessor General FunctioncpRESTORECoprocessor Save FunctioncpSAVECoprocessor Save FunctioncpScSet on Coprocessor ConditioncpTRAPccTrap on Coprocessor ConditionDBccTest Condition, Decrement and BranchDIVS, DIVSLSigned DivideEORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVE from CCRMove from Condition Code RegisterMOVE form CCRMove from Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVECMove Wultiple RegistersMOVECMove QuickMOVESMove Address SpaceMOVESMove Address SpaceMOVEDMove QuickMOVESMove Auternate Address SpaceMOVESMove Auternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNCFNegate with ExtendNOPNo Opera	cpDBcc	Test Coprocessor Condition, Decrement and Branch
cpSAVE         Coprocessor Save Function           cpScc         Set on Coprocessor Condition           cpTRAPcc         Trap on Coprocessor Condition           DBcc         Test Condition, Decrement and Branch           DIVS, DIVSL         Signed Divide           EOR         Logical Exclusive-OR           EORI         Logical Exclusive-OR Immediate to Condition Code Register           EORI         Exclusive-OR Immediate to Condition Code Register           EORI to CCR         Exclusive-OR Immediate to Status Register           EXG         Exclusive-OR Immediate to Status Register           EXT, EXTB         Sign Extend           ILLEGAL         Take Illegal Instruction Trap           JMP         Jump           JSR         Jump to Subroutine           LEA         Load Effective Address           LINK         Link and Allocate           LSL, LSR         Logical Shift Left and Right           MOVE         Move           MOVE from CCR         Move from Status Register           MOVE to CCR         Move from Status Register           MOVE from SR         Move form Status Register           MOVE form SR         Move Outrol Register           MOVEC         Move Outrol Register           MOVE to SR	cpGEN	Coprocessor General Function
cpSccSet on Coprocessor ConditioncpTRAPccTrap on Coprocessor ConditionDEccTest Condition, Decrement and BranchDIVS, DIVSLSigned DivideDIVU, DIVULUnsigned DivideEORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE from CCRMove AddressMOVE from SRMove from Condition Code RegisterMOVE to CSRMove from Status RegisterMOVE to SRMove Ostatus RegisterMOVECMove Ostatus RegisterMOVEDMove User Status RegisterMOVEDMove Ostatus RegisterMOVEDMove Ostatus RegisterMOVECMove Cutrol RegistersMOVEDMove Address SpaceMOVEDMove Alternate Address Space <tr< td=""><td>cpRESTORE</td><td>Coprocessor Restore Function</td></tr<>	cpRESTORE	Coprocessor Restore Function
cpTRAPcc         Trap on Coprocessor Condition           DBcc         Test Condition, Decrement and Branch           DIVS, DIVSL         Signed Divide           DIVU, DIVUL         Unsigned Divide           EOR         Logical Exclusive-OR           EORI         Logical Exclusive-OR Immediate           EORI to CCR         Exclusive-OR Immediate to Condition Code Register           EORI to SR         Exclusive-OR Immediate to Status Register           EXG         Exclusive-OR Immediate to Status Register           ILLEGAL         Take Illegal Instruction Trap           JMP         Jump           JSR         Jump to Subroutine           LEA         Load Effective Address           LINK         Link and Allocate           LSL, LSR         Logical Shift Left and Right           MOVE         Move           MOVE from CCR         Move from Status Register	cpSAVE	Coprocessor Save Function
DBcc         Test Condition, Decrement and Branch           DIVS, DIVSL         Signed Divide           DIVU, DIVUL         Unsigned Divide           EOR         Logical Exclusive-OR           EORI         Logical Exclusive-OR Immediate           EORI to CCR         Exclusive-OR Immediate to Condition Code Register           EORI to SR         Exclusive-OR Immediate to Status Register           EXG         Exchange Registers           EXT, EXTB         Sign Extend           ILLEGAL         Take Illegal Instruction Trap           JMP         Jump           JSR         Jump to Subroutine           LEA         Load Effective Address           LINK         Link and Allocate           LSL, LSR         Logical Shift Left and Right           MOVE         Move           MOVE from CCR         Move from Condition Code Register           MOVE to CCR         Move to Status Register           MOVE from SR         Move to Status Register           MOVE G         Move Control Register           MOVE G         Move Control Register           MOVE K         Move Outor Register           MOVE M         Move Address Space           MOVED         Move Alternate Address Space <td< td=""><td>cpScc</td><td>Set on Coprocessor Condition</td></td<>	cpScc	Set on Coprocessor Condition
DIVS, DIVSLSigned DivideDIVU, DIVULUnsigned DivideEORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterECRI to SRExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE from CCRMove from Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVECMove Gontrol RegisterMOVECMove AddressMOVECMove PeripheralMOVECMove PeripheralMOVECMove Address SpaceMOVECMove Address SpaceMOVESMove Alternate Address SpaceMULL3Signed MultiplyNBCDNegate Decimal with ExtendNEGANegate with ExtendNOPNo Operation	cpTRAPcc	Trap on Coprocessor Condition
DIVU, DIVULUnsigned DivideEORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEAMove Move AddressMOVE from CCRMove from Condition Code RegisterMOVE to SRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove Control RegisterMOVECMove Multiple RegistersMOVEDMove Outril RegisterMOVEQMove Atternate Address SpaceMOVESMove Atternate Address SpaceMOVESMove Atternate Address SpaceMULLSSigned MultiplyMULUUnsigned MultiplyNBCDNegate mith ExtendNOPNo Operation	DBcc	Test Condition, Decrement and Branch
EORLogical Exclusive-OREORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXGExclusive-OR Immediate to Status RegisterEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE KAMove from Condition Code RegisterMOVE from CCRMove from Status RegisterMOVE to SCRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove Multiple RegistersMOVEQMove Multiple RegistersMOVEQMove QuickMOVEQMove Atternate Address SpaceMULLSSigned MultiplyMULUUnsigned MultiplyNBCDNegate multiple ExtendNOPNo Operation	DIVS, DIVSL	Signed Divide
EORILogical Exclusive-OR ImmediateEORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE to CCRMove from Condition Code RegisterMOVE to SRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVECMove to Status RegisterMOVECMove to Status RegisterMOVECMove Outrol RegisterMOVERMove Outrol RegisterMOVEQMove Outrol RegisterMOVEQMove QuickMOVESMove Address SpaceMOVESMove Address SpaceMOVEDMove Address SpaceMOVEDMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNGPNo Operation	DIVU, DIVUL	Unsigned Divide
EORI to CCRExclusive-OR Immediate to Condition Code RegisterEORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove to Status RegisterMOVECMove USPMOVECMove Ocontrol RegisterMOVECMove Ocontrol RegisterMOVECMove Outrol RegisterMOVERMove QuickMOVEDMove Multiple RegistersMOVEDMove QuickMOVESMove Atternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNGPNo Operation	EOR	Logical Exclusive-OR
EORI to SRExclusive-OR Immediate to Status RegisterEXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE to CCRMove from Codition Code RegisterMOVE to SRMove to Status RegisterMOVECMove Outrol RegisterMOVECMove Control RegisterMOVECMove AudressMOVECMove Autral RegisterMOVE to SRMove to Status RegisterMOVECMove Control RegisterMOVEDMove Autrale RegisterMOVEDMove Autrale RegisterMOVEDMove Autrale Address SpaceMOVEPMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegateNEGNegateNEGXNegate with ExtendNOPNo Operation	EORI	Logical Exclusive-OR Immediate
EXGExchange RegistersEXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE from CCRMove from Status RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVECMove Outrol RegisterMOVECMove Outrol RegisterMOVERMove PeripheralMOVERMove Address SpaceMOVENMove Alternate Address SpaceMOVEDMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyMULUUnsigned MultiplyNBCDNegateNEGANegate with ExtendNOPNo Operation	EORI to CCR	Exclusive-OR Immediate to Condition Code Register
EXT, EXTBSign ExtendILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove User Stack PointerMOVECMove User Stack PointerMOVECMove Multiple RegistersMOVEDMove Address SpaceMOVESMove Aldress SpaceMOVEDMove Internate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	EORI to SR	Exclusive-OR Immediate to Status Register
ILLEGALTake Illegal Instruction TrapJMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVE to SRMove User Stack PointerMOVECMove Control RegisterMOVECMove Control RegisterMOVEDMove Multiple RegistersMOVEDMove Multiple RegistersMOVEQMove Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	EXG	Exchange Registers
JMPJumpJSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE to CCRMove from Condition Code RegisterMOVE to SRMove to Condition Code RegisterMOVE to SRMove to Status RegisterMOVECMove User Stack PointerMOVECMove Move Control RegisterMOVECMove Move PripheralMOVEQMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyMBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	EXT, EXTB	Sign Extend
JSRJump to SubroutineLEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove Control RegisterMOVECMove Control RegisterMOVECMove PeripheralMOVEPMove PeripheralMOVEQMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	ILLEGAL	Take Illegal Instruction Trap
LEALoad Effective AddressLINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove from Status RegisterMOVE to SRMove to Status RegisterMOVECMove User Stack PointerMOVECMove PeripheralMOVEPMove PeripheralMOVEQMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	JMP	Jump
LINKLink and AllocateLSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVECMove User Stack PointerMOVECMove Multiple RegistersMOVEPMove PeripheralMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	JSR	Jump to Subroutine
LSL, LSRLogical Shift Left and RightMOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Multiple RegistersMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULUUnsigned MultiplyMBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LEA	Load Effective Address
MOVEMoveMOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULUUnsigned MultiplyMBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LINK	Link and Allocate
MOVEAMove AddressMOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	LSL, LSR	Logical Shift Left and Right
MOVE from CCRMove from Condition Code RegisterMOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE	Move
MOVE to CCRMove to Condition Code RegisterMOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	MOVEA	Move Address
MOVE from SRMove from Status RegisterMOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE from CCR	Move from Condition Code Register
MOVE to SRMove to Status RegisterMOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE to CCR	Move to Condition Code Register
MOVE USPMove User Stack PointerMOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNOPNo Operation	MOVE from SR	Move from Status Register
MOVECMove Control RegisterMOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE to SR	Move to Status Register
MOVEMMove Multiple RegistersMOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegate with ExtendNEGXNegate with ExtendNOPNo Operation	MOVE USP	Move User Stack Pointer
MOVEPMove PeripheralMOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEC	Move Control Register
MOVEQMove QuickMOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEM	Move Multiple Registers
MOVESMove Alternate Address SpaceMULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEP	Move Peripheral
MULSSigned MultiplyMULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVEQ	Move Quick
MULUUnsigned MultiplyNBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MOVES	Move Alternate Address Space
NBCDNegate Decimal with ExtendNEGNegateNEGXNegate with ExtendNOPNo Operation	MULS	Signed Multiply
NEG     Negate       NEGX     Negate with Extend       NOP     No Operation	MULU	
NEGX         Negate with Extend           NOP         No Operation	NBCD	Negate Decimal with Extend
NOP No Operation	NEG	Negate
	NEGX	Negate with Extend
NOT Logical Complement	NOP	No Operation
	NOT	Logical Complement

NEGX	Negate with Extend
NOP	No Operation
NOT	Logical Complement
OR	Logical Inclusive-OR
ORI	Logical Inclusive-OR Immediate
ORI to CCR	Inclusive-OR Immediate to Condition Code Register
ORI to SR	Inclusive-OR Immediate to Status Register
PACK	Pack BCD
PEA	Push Effective Address
PFLUSH*	Invalidate Entries in the ATC
PFLUSHA*	Invalidate all Entries in the ATC
PLOAD*	Load an Entry into the ATC
PMOVE	Move PMMU Register
PTEST	Get Information about Logical Address
RESET	Reset External Devices
ROL, ROR	Rotate Left and Right
ROXL, ROXR	Rotate with Extend Left and Right
RTD	Return and Deallocate
RTE	Return from Exception
RTR	Return and Restore
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditionally
STOP	Stop
SUB	Subtract
SUBA	Subtract Address
SUBI	Subtract Immediate
SUBQ	Subtract Quick
SUBX	Subtract with Extend
SWAP	Swap Register Words
TAS	Test Operand and Set
TRAP	Тгар
TRAPcc	Trap Conditionally
TRAPV	Trap on Overflow
TST	Test Operand
UNLK	Unlink
UNPK	Unpack BCD

\*Not applicable to the MC68EC030

Addressing Modes	Syntax
Register Direct Data Register Direct Address Register Direct	Dn An
Register Indirect Address Register Indirect Address Register Indirect with Postincrement Address Register Indirect with Predecrement Address Register Indirect with Displacement	(An) (An)+ –(An) (d <sub>16</sub> ,An)
Register Indirect with Index Address Register Indirect with Index (8-Bit Displacement) Address Register Indirect with Index (Base Displacement)	(d <sub>8</sub> ,An,Xn) (bd,An,Xn)
Memory Indirect Memory Indirect Postindexed Memory Indirect Preindexed	([bd,An],Xn,od) ([bd,An,Xn],od)
Program Counter Indirect with Displacement	(d <sub>16</sub> ,PC)
Program Counter Indirect with Index PC Indirect with Index (8-Bit Displacement) PC Indirect with Index (Base Displacement)	(d <sub>8</sub> ,PC,Xn) (bd,PC,Xn)
Program Counter Memory Indirect PC Memory Indirect Postindexed PC Memory Indirect Preindexed	([bd,PC],Xn,od) ([bd,PC,Xn],od)
Absolute Absolute Short Absolute Long	(xxx).W (xxx).L
Immediate	# <data></data>

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ANDI to CCR	AND Immediate to Condition Code Register
ANDI to SR	AND Immediate to Status Register
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit
CAS	Compare and Swap Operands
CAS2	Compare and Swap Dual Operands
СНК	Check Register Against Bound
CHK2	Check Register Against Upper and Lower Bounds
CINV	Invalidate Cache Entries
CLR	Clear
CMP	Compare
СМРА	Compare Address

#### Table A-10. MC68040 Instruction Set

CPUSH	Push then invalidate Cache Entries
DBcc	Test Condition, Decrement and Branch
DIVS, DIVSL	Signed Divide
DIVU, DIVUL	Unsigned Divide
EOR	Logical Exclusive-OR
EORI	Logical Exclusive-OR Immediate
EORI to CCR	Exclusive-OR Immediate to Condition Code Register
EORI to SR EXG	Exclusive-OR Immediate to Status Register
EXT, EXTB	Exchange Registers Sign Extend
FABS <sup>1</sup>	Floating-Point Absolute Value
FSABS, FDABS <sup>1</sup>	Floating-Point Absolute Value (Single/Double Precision)
FACOS <sup>1,2</sup>	Floating-Point Arc Cosine
FADD <sup>1</sup>	Floating-Point Add
FSADD, FDADD <sup>1</sup>	Floating-Point Add (Single/Double Precision)
FASIN <sup>1,2</sup>	Floating-Point Arc Sine
FATAN <sup>1,2</sup>	Floating-Point Arc Tangent
FATANH <sup>1,2</sup>	Floating-Point Hyperbolic Arc Tangent
FBcc <sup>1</sup>	Floating-Point Branch
FCMP <sup>1</sup>	Floating-Point Compare
FCOS <sup>1,2</sup>	Floating-Point Cosine
FCOSH <sup>1,2</sup>	Floating-Point Hyperbolic Cosine
FDBcc <sup>1</sup>	Floating-Point Decrement and Branch
FDIV <sup>1</sup>	Floating-Point Divide
FSDIV, FDDIV <sup>1</sup>	Floating-Point Divide (Single/Double Precision)
FETOX <sup>1,2</sup>	Floating-Point e <sup>x</sup>
FETOXM1 <sup>1,2</sup>	Floating-Point e <sup>x</sup> - 1
FGETEXP <sup>1,2</sup>	Floating-Point Get Exponent
FGETMAN <sup>1,2</sup>	Floating-Point Get Mantissa
FINT <sup>1,2</sup>	Floating-Point Integer Part
FINTRZ <sup>1,2</sup>	Floating-Point Integer Part, Round-to-Zero
FLOG10 <sup>1,2</sup>	Floating-Point Log <sub>10</sub>
FLOG2 <sup>1,2</sup>	Floating-Point Log <sub>2</sub>
FLOGN <sup>1,2</sup>	Floating-Point Log <sub>e</sub>
FLOGNP1 <sup>1,2</sup>	Floating-Point Log <sub>e</sub> (x + 1)
FMOD <sup>1,2</sup>	Floating-Point Modulo Remainder
FMOVE <sup>1</sup>	Move Floating-Point Register
FSMOVE, FDMOVE <sup>1</sup>	Move Floating-Point Register (Single/Double Precision)
FMOVECR <sup>1</sup>	Move Constant ROM
FMOVEM <sup>1</sup>	Move Multiple Floating-Point Registers
FMUL <sup>1</sup>	Floating-Point Multiply
FSMUL, FDMUL <sup>1</sup>	Floating-Point Multiply (Single/Double Precision)

FREM <sup>1,2</sup>	IEEE Remainder
FRESTORE <sup>1</sup>	Restore Floating-Point Internal State
FSAVE <sup>1</sup>	Save Floating-Point Internal State
FSCALE <sup>1,2</sup>	Floating-Point Scale Exponent
FScc <sup>1</sup>	Floating-Point Set According to Condition
FSGLDIV <sup>1,2</sup>	Single-Precision Divide
FSGLMUL <sup>1,2</sup>	Single-Precision Multiply
	Sine
FSIN <sup>1,2</sup>	
FSINCOS <sup>1,2</sup>	Simultaneous Sine and Cosine
FSINH <sup>1,2</sup>	Hyperbolic Sine
FSQRT <sup>1</sup>	Floating-Point Square Root
FSSQRT, FDSQRT <sup>1</sup>	Floating-Point Square Root (Single/Double Precision)
FSUB <sup>1</sup>	Floating-Point Subtract
FSSUB, FDSUB <sup>1</sup>	Floating-Point Subtract (Single/Double Precision)
FTAN <sup>1,2</sup>	Tangent
FTANH <sup>1,2</sup>	Hyperbolic Tangent
FTENTOX <sup>1,2</sup>	Floating-Point 10 <sup>x</sup>
FTRAPcc <sup>1,2</sup>	Floating-Point Trap On Condition
FTST <sup>1</sup>	Floating-Point Test
FTWOTOX <sup>1,2</sup>	Floating-Point 2 <sup>x</sup>
FTWOTOX <sup>1,2</sup> ILLEGAL	Take Illegal Instruction Trap
FTWOTOX <sup>1,2</sup> ILLEGAL JMP	Take Illegal Instruction Trap Jump
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR	Take Illegal Instruction Trap Jump Jump to Subroutine
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA	Take Illegal Instruction Trap Jump Jump to Subroutine Load Effective Address
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK	Take Illegal Instruction Trap Jump Jump to Subroutine Load Effective Address Link and Allocate
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK	Take Illegal Instruction Trap Jump Jump to Subroutine Load Effective Address Link and Allocate
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE	Take Illegal Instruction Trap Jump Jump to Subroutine Load Effective Address Link and Allocate Logical Shift Left and Right Move
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA	Take Illegal Instruction Trap Jump Jump to Subroutine Load Effective Address Link and Allocate Logical Shift Left and Right Move Move Address
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE from SR MOVE to SR	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move from Status Register         Move to Status Register         Move to Status Register
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move to Status Register         Move to Status Register         Move User Stack Pointer
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move to Status Register         Move User Stack Pointer         Move Control Register
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVE MOVE from CCR MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVEM	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move to Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVEC MOVEM MOVEP	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers         Move Peripheral
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVEM MOVEP MOVEQ	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers         Move Peripheral         Move Quick
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVEC MOVED MOVEQ MOVEQ MOVES	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers         Move Address         Move Address Space
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVEC MOVEM MOVEQ MOVES MOVE16	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers         Move Peripheral         Move Alternate Address Space         16-Byte Block Move
FTWOTOX <sup>1,2</sup> ILLEGAL JMP JSR LEA LINK LSL, LSR MOVE MOVEA MOVE from CCR MOVE to CCR MOVE to CCR MOVE to SR MOVE to SR MOVE USP MOVEC MOVED MOVEQ MOVEQ MOVES	Take Illegal Instruction Trap         Jump         Jump to Subroutine         Load Effective Address         Link and Allocate         Logical Shift Left and Right         Move         Move Address         Move from Condition Code Register         Move to Condition Code Register         Move from Status Register         Move User Stack Pointer         Move Control Register         Move Multiple Registers         Move Address         Move Address Space

NOP	No Operation
NOT	Logical Complement
OR	Logical Inclusive-OR
ORI	Logical Inclusive-OR Immediate
ORI to CCR	Inclusive-OR Immediate to Condition Code Register
ORI to SR	Inclusive-OR Immediate to Status Register
PACK	Pack BCD
PEA	Push Effective Address
PFLUSH	Flush Entry(ies) in the ATCs
PFLUSHA	Flush all Entry(ies) in the ATCs
PTEST	Test a Logical Address
RESET	Reset External Devices
ROL, ROR	Rotate Left and Right
ROXL, ROXR	Rotate with Extend Left and Right
RTD	Return and Deallocate
RTE	Return from Exception
RTR	Return and Restore
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditionally
STOP	Stop
SUB	Subtract
SUBA	Subtract Address
SUBI	Subtract Immediate
SUBQ	Subtract Quick
SUBX	Subtract with Extend
SWAP	Swap Register Words
TAS	Test Operand and Set
TRAP	Тгар
TRAPcc	Trap Conditionally
TRAPV	Trap on Overflow
TST	Test Operand
UNLK	Unlink
UNPK	Unpack BCD

NOTES:

1. Not applicable to the MC68EC040 and MC68LC040.

2. These instructions are software supported.

Addressing Wodes	Syntax
Register Direct	
Data Register Direct	Dn
Address Register Direct	An
Register Indirect	
Address Register Indirect	(An)
Address Register Indirect with Postincrement Address Register Indirect with Predecrement	(An) +
Address Register Indirect with Displacement	–(An)
	(d <sub>16</sub> ,An)
Register Indirect with Index	
Address Register Indirect with Index (8-Bit Displacement)	(d <sub>8</sub> ,An,Xn)
Address Register Indirect with Index (Base Displacement)	(bd,An,Xn)
Memory Indirect	
Memory Indirect Postindexed	([bd,An],Xn,od)
Memory Indirect Preindexed	([bd,An,Xn],od)
Program Counter Indirect with Displacement	(d <sub>16</sub> ,PC)
Program Counter Indirect with Index	
PC Indirect with Index (8-Bit Displacement)	(d <sub>8</sub> ,PC,Xn)
PC Indirect with Index (Base Displacement)	(bd,PC,Xn)
Program Counter Memory Indirect	
PC Memory Indirect Postindexed	([bd,PC],Xn,od)
PC Memory Indirect Preindexed	([bd,PC,Xn],od)
Absolute	
Absolute Short	xxx.W
Absolute Long	xxx.L
Immediate	# < data >

Mnemonic	Description
FABS	Floating-Point Absolute Value
FACOS	Floating-Point Arc Cosine
FADD	Floating-Point Add
FASIN	Floating-Point Arc Sine
FATAN	Floating-Point Arc Tangent
FATANH	Floating-Point Hyperbolic Arc Tangent
FBcc	Floating-Point Branch
FCMP	Floating-Point Compare
FCOS	Floating-Point Cosine
FCOSH	Floating-Point Hyperbolic Cosine
FDBcc	Floating-Point Decrement and Branch
FDIV	Floating-Point Divide
FETOX	Floating-Point ex
FETOXM1	Floating-Point ex - 1
FGETEXP	Floating-Point Get Exponent
FGETMAN	Floating-Point Get Mantissa
FINT	Floating-Point Integer Part
FINTRZ	Floating-Point Integer Part, Round-to-Zero
FLOG10	Floating-Point Log10
FLOG2	Floating-Point Log2
FLOGN	Floating-Point Loge
FLOGNP1	Floating-Point Loge (x + 1)
FMOD	Floating-Point Modulo Remainder
FMOVE	Move Floating-Point Register
FMOVECR	Move Constant ROM
FMOVEM	Move Multiple Floating-Point Registers
FMUL	Floating-Point Multiply
FNEG	Floating-Point Negate
FNOP	Floating-Point No Operation
FREM	IEEE Remainder
FRESTORE	Restore Floating-Point Internal State
FSAVE	Save Floating-Point Internal State
FSCALE	Floating-Point Scale Exponent
FScc	Floating-Point Set According to Condition
FSGLDIV	Single-Precision Divide
FSGLMUL	Single-Precision Multiply
FSIN	Sine
FSINCOS	Simultaneous Sine and Cosine
FSINH	Hyperbolic Sine

Table A-12. MC68881/MC68882 Instruction Set

FTANH	Hyperbolic Tangent
FTENTOX	Floating-Point 10x
FTRAPcc	Floating-Point Trap On Condition
FTST	Floating-Point Test
FTWOTOX	Floating-Point 2x

## A.5.2 MC68881/MC68882 Addressing Modes

The MC68881/MC68882 does not perform address calculations. When the float coprocessor instructs the processor to transfer an operand via the coprocessor the processor performs the addressing mode calculation requested in the instruct

## A.6 MC68851 COPROCESSORS

The following paragraphs provide information on the MC68851 instruction set and ing modes.

## A.6.1 MC68851 Instruction Set

Table A-13 lists the instructions used with the MC68851 coprocessor.

Mnemonic	Description
PBcc	Branch on PMMU Condition
PDBcc	Test, Decrement, and Branch on PMMU Condition
PFLUSH	Flush Entry(ies) in the ATCs
PFLUSHA	Flush Entry(ies) in the ATCs
PFLUSHR	Flush Entry(ies) in the ATCs and RPT Entries
PFLUSHS	Flush Entry(ies) in the ATCs
PLOAD	Load an Entry into the ATC
PMOVE	Move PMMU Register
PRESTORE	PMMU Restore Function
PSAVE	PMMU Save Function
PScc	Set on PMMU Condition
PTEST	Test a Logical Address
PTRAPcc	Trap on PMMU Condition
PVALID	Validate a Pointer

Table A-13. MC68851 Instruction Set

## A.6.2 MC68851 Addressing Modes

The MC68851 supports the same addressing modes as the MC68020 (see Table

# EXCEPTION PROCESSING REFERENCE

This appendix provides a quick reference for system programmers who are alread with the stack frames. For more detail, please refer to the appropriate userOs ma

## **B.1 EXCEPTION VECTOR ASSIGNMENTS FOR THE M68000 FAM**

Table B-1 lists all vector assignments up to and including the MC68040 and its de Many of these vector assignments are processor specific. For instance, vector coprocessor protocol violation vector, only applies to the MC68020, MC6 MC68030, and MC68EC030. Refer to the appropriate user's manual to determ exception type is applicable to a specific processor.

2	008	Access Fault
3	00C	Address Error
4	010	Illegal Instruction
5	014	Integer Divide by Zero
6	018	CHK, CHK2 Instruction
7	01C	FTRAPcc, TRAPcc, TRAPV Instructions
8	020	Privilege Violation
9	024	Trace
10	028	Line 1010 Emulator (Unimplemented A- Line Opcode)
11	02C	Line 1111 Emulator (Unimplemented F-Line Opcode)
12	030	(Unassigned, Reserved)
13	034	Coprocessor Protocol Violation
14	038	Format Error
15	03C	Uninitialized Interrupt
16–23	040–05C	(Unassigned, Reserved)
24	060	Spurious Interrupt
25	064	Level 1 Interrupt Autovector
26	068	Level 2 Interrupt Autovector
27	06C	Level 3 Interrupt Autovector
28	070	Level 4 Interrupt Autovector
29	074	Level 5 Interrupt Autovector
30	078	Level 6 Interrupt Autovector
31	07C	Level 7 Interrupt Autovector
32–47	080–0BC	TRAP #0 D 15 Instruction Vectors
48	0C0	FP Branch or Set on Unordered Condition
49	0C4	FP Inexact Result
50	0C8	FP Divide by Zero
51	000	FP Underflow
52	0D0	FP Operand Error
53	0D4	FP Overflow
54	0D8	FP Signaling NAN
55	0DC	FP Unimplemented Data Type (Defined for MC68040)
56	0E0	MMU Configuration Error
57	0E4	MMU Illegal Operation Error
58	0E8	MMU Access Level Violation Error
59–63	0ECD0FC	(Unassigned, Reserved)
64–255	100D3FC	User Defined Vectors (192)




Figure B-1. MC68000 Group 1 and 2 Exception Stack Frame




Figure B-2. MC68000 Bus or Address Error Exception Stack Frame




Figure B-3. Four-Word Stack Frame, Format \$0




Figure B-4. Throwaway Four-Word Stack Frame, Format \$1




Figure B-5. Six-Word Stack Frame, Format \$2





Figure B-6. MC68040 Floating-Point Post-Instruction Stack Frame, Forma

MC



#### Figure B-7. MC68EC040 and MC68LC040 Floating-Point Unimplemented Frame, Format \$4




Figure B-8. MC68040 Access Error Stack Frame, Format \$7

	FAULT ADDRESS HIGH
+\$0C	FAULT ADDRESS LOW
	UNUSED, RESERVED
+\$10	DATA OUTPUT BUFFER
	UNUSED, RESERVED
+\$14	DATA INPUT BUFFER
+\$16	UNUSED, RESERVED
+\$18	INSTRUCTION OUTPUT BUFFER
\$1A	VERSION
+\$50	NUMBER
	INTERNAL INFORMATION, 16 WORDS

NOTE: The stack pointer decrements by 29 words, although only 26 words of information actually write to memory. Motorola reserves the three additional words for future use.

#### Figure B-9. MC68010 Bus and Address Error Stack Frame, Format \$8




Figure B-10. MC68020 Bus and MC68030 Coprocessor Mid-Instruction Stack Format \$9

+\$0A	SPECIAL STATUS REGISTER
+\$0C	INSTRUCTION PIPE STAGE C
+\$0E	INSTRUCTION PIPE STATE B
+\$10	DATA CYCLE FAULT ADDRESS
+\$12	DATA CICLE FAULT ADDRESS
+\$14	INTERNAL REGISTER
+\$16	INTERNAL REGISTER
+\$18	DATA_OUTPUT BUFFER
+\$1A	DATA GOTFOT BOTTER
+\$1C	INTERNAL REGISTER
+\$1E	INTERNAL REGISTER

Figure B-11. MC68020 and MC68030 Short Bus Cycle Stack Frame, Form




Figure B-12. MC68020 and MC68030 Long Bus Cycle Stack Frame, Forma




Figure B-13. CPU32 Bus Error for Prefetches and Operands Stack Frame, Fo




Figure B-14. CPU32 Bus Error on MOVEM Operand Stack Frame, Forma




Figure B-15. CPU32 Four- and Six-Word Bus Error Stack Frame, Forma

31	23	15 7	0
\$00	(UNDEFINED)	(RESERVED)	

Figure B-16. MC68881/MC68882 and MC68040 Null Stack Frame







Figure B-17. MC68881 Idle Stack Frame




#### Figure B-18. MC68881 Busy Stack Frame




#### Figure B-19. MC68882 Idle Stack Frame



#### Figure B-20. MC68882 Busy Stack Frame



B-12



Reserved

Figure B-23. MC68040 Busy Stack

# S-RECORD OUTPUT FORMAT

The S-record format for output modules is for encoding programs or data files in a format for transportation between computer systems. The transportation process visually monitored, and the S-records can be easily edited.

## **C.1 S-RECORD CONTENT**

Visually, S-records are essentially character strings made of several fields that id record type, record length, memory address, code/data, and checksum. Each byte data encodes as a two- character hexadecimal number: the first character reprehigh- order four bits, and the second character represents the low-order four bits of Figure C-1 illustrates the five fields that comprise an S-record. Table C-1 lists the tion of each S- record field.

TYPE	RECORD LENGTH	ADDRESS	CODE/DATA	CHEC

Figure C-1. Five Fields of an S-Record

Field	Printable Characters	Contents
Туре	2	S-record type—S0, S1, etc.
Record Length	2	The count of the character pairs in the record, excluding the ty and record length.
Address	4, 6, or 8	The 2-, 3-, or 4-byte address at which the data field is to be load into memory.
Code/Data	0–2n	From 0 to n bytes of executable code, memory loadable data, descriptive information. For compatibility with teletypewriters, some programs may limit the number of bytes to as few as 28 printable characters in the S-record).
Checksum	2	The least significant byte of the one's complement of the sum the values represented by the pairs of characters making up th record length, address, and the code/data fields.

#### Table C-1. Field Composition of an S-Record

There are eight types of S-records to accommodate the encoding, transportation decoding functions. The various Motorola record transportation control program upload, download, etc.), cross assemblers, linkers, and other file creating or debugg grams, only utilize S-records serving the programOs purpose. For more information port of specific S-records, refer to the userOs manual for that program.

An S-record format module may contain S-records of the following types:

- S0 The header record for each block of S-records. The code/data field n tain any descriptive information identifying the following block of S-Under VERSAdos, the resident linkerOs IDENT command can be used ignate module name, version number, revision number, and descripti mation that will make up the header record. The address field is normall
- S1 A record containing code/data and the 2-byte address at which the co is to reside.
- S2 A record containing code/data and the 3-byte address at which the co is to reside.
- S3 A record containing code/data and the 4-byte address at which the co is to reside.
- S5 A record containing the number of S1, S2, and S3 records transmitted ticular block. This count appears in the address field. There is no co field.
- S7 A termination record for a block of S3 records. The address field may o contain the 4-byte address of the instruction to which control is to be There is no code/data field.
- S8 A termination record for a block of S2 records. The address field may o contain the 3-byte address of the instruction to which control is to be There is no code/data field.
- S9 A termination record for a block of S1 records. The address field may o contain the 2-byte address of the instruction to which control is to be Under VERSAdos, the resident linkerOs ENTRY command can be specify this address. If this address is not specified, the first entry poin fication encountered in the object module input will be used. There is n data field.

Each block of S-records uses only one termination record. S7 and S8 records are on when control is to be passed to a 3- or 4- byte address; otherwise, an S9 is used for nation. Normally, there is only one header record, although it is possible for multiple records to occur.

Programs are available for downloading or uploading a file in S- record format from system to an 8- or 16-bit microprocessor- based system. A typical S-record-formatic printed or displayed as follows:

S00600004844521B S1130000285F245F2212226A000424290008237C2A S11300100002000800082629001853812341001813 S113002041E900084E42234300182342000824A952 S107003000144ED492 S9030000FC

The module has an S0 record, four S1 records, and an S9 record. The following pairs comprise the S-record-format module.

S0 Record:

- S0 S-record type S0, indicating that it is a header record.
- 06 Hexadecimal 06 (decimal 6), indicating that six character pairs (or AS follow.

0000—A 4-character, 2-byte address field; zeros in this example.

- 48 ASCII H
- 44 ASCII D
- 52 ASCII R
- 1B The checksum.

First S1 Record:

- S1 S-record type S1, indicating that it is a code/data record to be loaded/ a 2-byte address.
- 13 Hexadecimal 13 (decimal 19), indicating that 19 character pairs, rep19 bytes of binary data, follow.
- 0000—A 4-character, 2-byte address field (hexadecimal address 0000) where the data that follows is to be loaded.

285F	MOVE.L	(A7) +, A4
245F	MOVE.L	(A7) +, A2
2212	MOVE.L	(A2), D1
226A0004	MOVE.L	4(A2), A1
24290008	MOVE.L	FUNCTION(A1), D2
237C	MOVE.L	#FORCEFUNC, FUNCTION(A1)

The rest of this code continues in the remaining S1 recordOs code/data fields and memory location 0010, etc.

2A — The checksum of the first S1 record.

The second and third S1 records also contain hexadecimal 13 (decimal 19) characteriate and end with checksums 13 and 52, respectively. The fourth S1 record contains 07 ter pairs and has a checksum of 92.

S9 Record:

S9 — S-record type S9, indicating that it is a termination record.

03 — Hexadecimal 03, indicating that three character pairs (3 bytes) follow.

0000—The address field, zeros.

FC — The checksum of the S9 record.

Each printable character in an S-record encodes in hexadecimal (ASCII in this erepresentation of the binary bits that transmit. Figure C-2 illustrates the sending of S1 record. Table C-2 lists the ASCII code for S-records.

TYPE RECORD LENGTH									ADDRESS								CODE/DATA								
S 1			1	1 3			0 0			(	0 0		2		8		5		F		****				
	5	3	3	1	3	1	3	3	3	0	3	0	3	0	3	0	3	2	3	8	3	5	4	6	****
0	)101	0011	0011	0001	0011	0001	0011	0011	0011	0000	0011	0000	0011	0000	0011	0000	0011	0010	0011	1000	0011	0101	0100	0110	**** (

#### Figure C-2. Transmission of an S1 Record

								·
1	SOH	DC1	!	1	A	Q	а	q
2	STX	DC2	"	2	В	R	b	r
3	ETX	DC3	#	3	С	S	С	S
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	E	U	е	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	,	7	G	W	g	w
8	BS	CAN	(	8	Н	Х	h	х
9	HT	EM	)	9	I	Y	i	У
A	LF	SUB	*	:	J	Z	j	Z
В	VT	ESC	+	;	К	[	k	{
С	FF	FS	,	<	L	١	I	I
D	CR	GS	-	=	М	]	m	}
E	SO	RS		>	N	^	n	~
F	SI	US	/	?	0	_	0	DEL



How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303–675–2140 or 1–800–441–2447

Customer Focus Center: 1-800-521-6274

 Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609

 Motorola Fax Back System
 - US & Canada ONLY 1-800-774-1848

 - http://sps.motorola.com/mfax/

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc.

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141, 4–32–1, Nishi–Gotanda, Shagawa–ku, Tokyo, Japan. 03–5487–8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CPU - Central Processing Units category:

Click to view products by Freescale manufacturer:

Other Similar products are found below :

AT80612003090AAS LBWJ B4860NSE7QUMD NPIXP2855AB-S-LA88 IVPX7225-RTM-1 96MPI5-2.9-6M10T 2SC4646D-AN SMBV1061LT1G 2SC4646E-AN 2SJ268-DL-E CP80617003981AHS LBTQ MATXM-CORE-411-HTSNK TEC0193BPF TND516SS-TL-E BGSF 1717MN26 E6327 D8086-2 LF80538GF0282M-S-L8VY CM8063401293902S R1A4 CM8063501521302S R1B8 CM8066201919901 SR2L0 CM8066201928505 SR2HT CPH5855-TL-E CM8063501293200S R1A0 AV8063801129600S R10F EMS36-02-2H-MDT EMM04-MDT NG80386DX33 NHIXP432AC NK80530MZ866256S-L7XH P1021NXE2HFB R0K5ML001SS00BR LC87F2608A LC87FBK08A PRIXP425BC PRIXP423BB CM8066201921712S R2LF CM8064601467102S R152 CM8063501375800S R1AX CM8063501293506S R1A2 CM8063401293802S R1A3 CM8062107185405S R0KM LC87F0G08A CM8067702867061S R374 PB-8SMB COMX-300-HSP RTM-ATCA-7360 96MPI7-3.4-8M11T CM8066002023801S R2J1 96MPP-2.3-3M10T 96MPI7-3.4-8M11T1 96MPXE-2.0-15M20T