## PROGRAMNER'S REFERENCE MANUAL

(Includes CPU32 Instructions)

# Programmer's Reference Manual 

(Includes CPU32 Instructions)

## Introduction

| 1.1 | Integer Unit User Programming Model. |
| :---: | :---: |
| 1.1.1 | Data Registers (D7 - D0) |
| 1.1.2 | Address Registers (A7 - A0) |
| 1.1.3 | Program Counter |
| 1.1.4 | Condition Code Register |
| 1.2 | Floating-Point Unit User Programming Model |
| 1.2.1 | Floating-Point Data Registers (FP7 - FP0) |
| 1.2.2 | Floating-Point Control Register (FPCR) |
| 1.2.2.1 | Exception Enable Byte. |
| 1.2.2.2 | Mode Control Byte. |
| 1.2.3 | Floating-Point Status Register (FPSR) |
| 1.2.3.1 | Floating-Point Condition Code Byte. |
| 1.2.3.2 | Quotient Byte. |
| 1.2.3.3 | Exception Status Byte. |
| 1.2.3.4 | Accrued Exception Byte. |
| 1.2.4 | Floating-Point Instruction Address Register (FPIAR) |
| 1.3 | Supervisor Programming Model. |
| 1.3.1 | Address Register 7 (A7) |
| 1.3.2 | Status Register |
| 1.3.3 | Vector Base Register (VBR) |
| 1.3.4 | Alternate Function Code Registers (SFC and DFC) |
| 1.3 .5 | Acu Status Register (MC68EC030 only) |
| 1.3.6 | Transparent Translation/access Control Registers |
| 1.3.6.1 | Transparent Translation/access Control Register Fields for the M68030. |
| 1.3.6.2 | Transparent Translation/access Control Register Fields for the M68040. |
| 1.4 | Integer Data Formats |
| 1.5 | Floating-Point Data Formats |
| 1.5.1 | Packed Decimal Real Format |
| 1.5.2 | Binary Floating-Point Formats |
| 1.6 | Floating-Point Data Types |
| 1.6.1 | Normalized Numbers. |
| 1.6.2 | Denormalized Numbers. |
| 1.6 .3 | Zeros |
| 1.6 .4 | Infinities |
| 1.6 .5 | Not-A-Numbers |
| 1.6 .6 | Data Format and Type Summary |
| 1.7 | Organization of Data in Registers |
| 1.7.1 | Organization of Integer Data Formats in Registers |

Organization of Fpu Data Formats in Registers and Memory

## Section 2 <br> Addressing Capabilities

2.1 Instruction Format

Effective Addressing Modes.
Data Register Direct Mode Address Register Direct Mode. Address Register Indirect Mode Address Register Indirect with Postincrement Mode Address Register Indirect with Predecrement Mode Address Register Indirect with Displacement Mode Address Register Indirect with Index (8-Bit Displacement) Mode Address Register Indirect with Index (Base Displacement) Mode. Memory Indirect Postindexed Mode
Memory Indirect Preindexed Mode
Program Counter Indirect with Displacement Mode
Program Counter Indirect with Index (8-Bit Displacement) Mode
Program Counter Indirect with Index (Base Displacement) Mode. Program Counter Memory Indirect Postindexed Mode Program Counter Memory Indirect Preindexed Mode Absolute Short Addressing Mode Absolute Long Addressing Mode Immediate Data
Effective Addressing Mode Summary
Brief Extension Word Format Compatibility
Full Extension Addressing Modes
No Memory Indirect Action Mode
Memory Indirect Modes
Memory Indirect with Preindex.
Memory Indirect with Postindex.
Memory Indirect with Index Suppressed
Other Data Structures
System Stack.
Queues

## Section 3 <br> Instruction Set Summary

Instruction Summary
Data Movement Instructions
Integer Arithmetic Instructions
3.1.4
3.1.5
3.1.6
3.1.7
3.1.8
3.1.9
3.1 .10
3.1.11
3.1.12
3.1 .13
3.2
3.3
3.3.1
3.3.2
3.3.3
3.3.4
3.3.5
3.4
3.5
3.5.1
3.5.2
3.6
3.6.1
3.6.2
3.7
8.1 Instruction Format
B. 1 Exception Vector Assignments for the M68000 Family
8.1.2
8.1.3
8.1.4
8.1.5
8.1.6
8.1.7
8.1.7.1
8.1.7.2
8.1.8
8.1.9
8.1 .10
8.2
A. 1
A.1.1
A.1.2
A. 2
A.2.1
A.2.2
A. 3
A.3.1
A.3.2
A. 4
A.4.1
A.4.2
A. 5
A.5.1
A.5.2
A. 6
A.6.1
A.6.2
B. 2
B. 3

Effective Address Field
Register/Memory Field
Source Specifier Field
Destination Register Field
Conditional Predicate Field
Shift and Rotate Instructions
Count Register Field.
Register Field.
Size Field.
Opmode Field
Address/Data Field
Operation Code Map

## Appendix A

Processor Instruction Summary

| A. 1 | MC68000, MC68008, MC68010 Processors |
| :---: | :---: |
| A.1. 1 | M68000, MC68008, and MC68010 Instruction Set |
| A.1.2 | MC68000, MC68008, and MC68010 Addressing Modes |
| A. 2 | MC68020 Processors. |
| A.2.1 | MC68020 Instruction Set. |
| A.2.2 | MC68020 Addressing Modes |
| A. 3 | MC68030 Processors. |
| A.3.1 | MC68030 Instruction Set. |
| A.3.2 | MC68030 Addressing Modes |
| A. 4 | MC68040 Processors. |
| A.4.1 | MC68040 Instruction Set |
| A.4.2 | MC68040 Addressing Modes |
| A. 5 | MC68881/MC68882 Coprocessors |
| A.5.1 | MC68881/MC68882 Instruction Set |
| A.5.2 | MC68881/MC68882 Addressing Modes |
| A. 6 | MC68851 Coprocessors. |
| A.6.1 | MC68851 Instruction Set. |
| A.6.2 | MC68851 Addressing Modes |

# Appendix B <br> Exception Processing Reference 

Exception Stack Frames
Floating-Point Stack Frames

## S-Record Output Format

C. 1 S-Record Content.
C. 2 S-Record Types
C. 3 S-Record Creation

M68000 Family Floating-Point Unit User Programming Model
1-3 Floating-Point Control Register
1-4 FPSR Condition Code Byte.
1-5 FPSR Quotient Code Byte
1-6 FPSR Exception Status Byte
1-7 FPSR Accrued Exception Byte
1-8 Status Register.
1-9 MC68030 Transparent Translation/MC68EC030 Access Control Register Format
1-10 MC68040 and MC68LC040 Transparent Translation/MC68EC040 Access Control Register Format
1-11 Packed Decimal Real Format
1-12 Binary Floating-Point Data Formats
1-13 Normalized Number Format
1-14 Denormalized Number Format.
1-15 Zero Format
1-16 Infinity Format
1-17 Not-A-Number Format.
1-19 Organization of Integer Data Formats in Address Registers.
1-18 Organization of Integer Data Formats in Data Registers
1-20 Memory Operand Addressing
1-21 Memory Organization for Integer Operands
1-22 Organization of FPU Data Formats in Memory
2-1 Instruction Word General Format.
2-2 Instruction Word Specification Formats
2-3 M68000 Family Brief Extension Word Formats
2-4 Addressing Array Items
2-5 No Memory Indirect Action
2-6 Memory Indirect with Preindex
2-7 Memory Indirect with Postindex
2-8 Memory Indirect with Index Suppress
3-1 Intermediate Result Format.
3-2 Rounding Algorithm Flowchart
3-3 Instruction Description Format
B-1 MC68000 Group 1 and 2 Exception Stack Frame
B-2 MC68000 Bus or Address Error Exception Stack Frame
B-3 Four-Word Stack Frame, Format \$0
B-4 Throwaway Four-Word Stack Frame, Format \$1
B-6 MC68040 Floating-Point Post-Instruction Stack Frame, Format \$3
B-7 MC68EC040 and MC68LC040 Floating-Point Unimplemented
Stack Frame, Format \$4
B-8 MC68040 Access Error Stack Frame, Format \$7
B-9 MC68010 Bus and Address Error Stack Frame, Format \$8
B-10 MC68020 Bus and MC68030 Coprocessor Mid-Instruction
Stack Frame, Format \$9

$\qquad$
$\qquad$
$\qquad$

2-1 Instruction Word Format Field Definitions

3-1 Notational Conventions

# B-1 Exception Vector Assignments for the M68000 Family 

## C-1 Field Composition of an S-Record

C-2 ASCII Code

## INTRODUCTION

This manual contains detailed information about software instructions used microprocessors and coprocessors in the M68000 family, including:

| MC68000 |  | 16-/32-Bit Microprocessor |
| :---: | :---: | :---: |
| MC68EC000 | - | 16-/32-Bit Embedded Controller |
| MC68HC000 |  | Low Power 16-/32-Bit Microprocessor |
| MC68008 |  | 16-Bit Microprocessor with 8-Bit Data Bus |
| MC68010 |  | 16-/32-Bit Virtual Memory Microprocessor |
| MC68020 |  | 32-Bit Virtual Memory Microprocessor |
| MC68EC020 |  | 32-Bit Embedded Controller |
| MC68030 |  | Second-Generation 32-Bit Enhanced Microprocessor |
| MC68EC030 |  | 32-Bit Embedded Controller |
| MC68040 |  | Third-Generation 32-Bit Microprocessor |
| MC68LC040 | - | Third-Generation 32-Bit Microprocessor |
| MC68EC040 | - | 32-Bit Embedded Controller |
| MC68330 | - | Integrated CPU32 Processor |
| MC68340 | - | Integrated Processor with DMA |
| MC68851 | - | Paged Memory Management Unit |
| MC68881 | - | Floating-Point Coprocessor |
| MC68882 | - | Enhanced Floating-Point Coprocessor |

## NOTE

All references to the MC68000, MC68020, and MC68030 include the corresponding embedded controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the MC68040 include the MC68LC040 and MC68EC040. This referencing method applies throughout the manual unless otherwise specified.

The M68000 family programming model consists of two register groups: supervisor. User programs executing in the user mode only use the registers in group. System software executing in the supervisor mode can access all registers the control registers in the supervisor group to perform supervisor functions. The paragraphs provide a brief description of the registers in the user and supervisor $r$ well as the data organization in the registers.

- 32-Bit Program Counter (PC)
- 8-Bit Condition Code Register (CCR)


Figure 1-1. M68000 Family User Programming Model

### 1.1.1 Data Registers (D7 - D0)

These registers are for bit and bit field ( $1-32$ bits), byte ( 8 bits), word ( 16 bits), lo ( 32 bits), and quad-word ( 64 bits) operations. They also can be used as index regi:

### 1.1.2 Address Registers (A7 - A0)

These registers can be used as software stack pointers, index registers, or base registers. The base address registers can be used for word and long-word op Register A7 is used as a hardware stack pointer during stacking for subroutine o exception handling. In the user programming model, A7 refers to the user stack (USP).

### 1.1.4 Condition Code Register

Consisting of five bits, the CCR, the status register's lower byte, is the only port status register (SR) available in the user mode. Many integer instructions affect indicating the instruction's result. Program and system control instructions also us combinations of these bits to control program and system flow. The condition co two criteria: consistency across instructions, uses, and instances and meaningf with no change unless it provides useful information.

Consistency across instructions means that all instructions that are special case general instructions affect the condition codes in the same way. Consistency ac means that conditional instructions test the condition codes similarly and provide results whether a compare, test, or move instruction sets the condition codes. Co across instances means that all instances of an instruction affect the condition co same way.

The first four bits represent a condition of the result generated by an operation. Tt or the extend bit (X-bit) is an operand for multiprecision computations. The carry and the X-bit are separate in the M68000 family to simplify programming technique them (refer to Table 3-18 as an example). In the instruction set definitions, the illustrated as follows:


## X-Extend

Set to the value of the C-bit for arithmetic operations; otherwise not affected c specified result.

N -Negative
Set if the most significant bit of the result is set; otherwise clear.
Z-Zero
Set if the result equals zero; otherwise clear.

## V—Overflow

Set if an arithmetic overflow occurs implying that the result cannot be represen operand size; otherwise clear.

The following paragraphs describe the registers for the floating- point unit user progr model. Figure 1-2 illustrates the M68000 family user programming model's floati portion for the MC68040 and the MC68881/MC68882 floating-point coproces contains the following registers:

- 8 Floating-Point Data Registers (FP7 - FP0)
- 16-Bit Floating-Point Control Register (FPCR)
- 32-Bit Floating-Point Status Register (FPSR)
- 32-Bit Floating-Point Instruction Address Register (FPIAR)



FLOAT DATA

FP6
FP7


FPIAR

Figure 1-2. M68000 Family Floating-Point Unit User Programming Mod

### 1.2.1 Floating-Point Data Registers (FP7 - FP0)

These floating-point data registers are analogous to the integer data registers M68000 family. They always contain extended- precision numbers. All external on despite the data format, are converted to extended-precision values before being any calculation or being stored in a floating-point data register. A reset or a nul operation sets FP7 - FPO positive, nonsignaling not-a-numbers (NANs).
cleared, this register provides the IEEE 754 Standard for Binary Floating-Point $/$ defaults.
1.2.2.1 EXCEPTION ENABLE BYTE. Each bit of the ENABLE byte (see Fic corresponds to a floating-point exception class. The user can separately enable each class of floating-point exceptions.
1.2.2.2 MODE CONTROL BYTE. MODE (see Figure 1-3) controls the userrounding modes and precisions. Zeros in this byte select the IEEE 754 standard The rounding mode (RND) field specifies how inexact results are rounded, and the precision (PREC) field selects the boundary for rounding the mantissa. Refer to $T$ for encoding information. .


Figure 1-3. Floating-Point Control Register

### 1.2.3 Floating-Point Status Register (FPSR)

The FPSR (see Figure 1-2) contains a floating-point condition code (FPCC) byte, point exception status (EXC) byte, a quotient byte, and a floating-point accrued (AEXC) byte. The user can read or write to all the bits in the FPSR. Executior floating-point instructions modifies this register. The reset function or a restore op the null state clears the FPSR.
1.2.3.1 FLOATING-POINT CONDITION CODE BYTE. The FPCC byte, illus Figure 1-4, contains four condition code bits that set after completion of all instructions involving the floating-point data registers. The move floating-point dat


Figure 1-4. FPSR Condition Code Byte
1.2.3.2 QUOTIENT BYTE. The quotient byte contains the seven least significant b unsigned quotient as well as the sign of the entire quotient (see Figure 1-5). The bits can be used in argument reduction for transcendentals and other functic example, seven bits are more than enough to figure out the quadrant of a circle in operand resides. The quotient bits remain set until the user clears them.


Figure 1-5. FPSR Quotient Code Byte
1.2.3.3 EXCEPTION STATUS BYTE. The EXC byte, illustrated in Figure 1-6, co bit for each floating-point exception that might have occurred during the mos arithmetic instruction or move operation. This byte is cleared at the start of all operat generate floating-point exceptions. Operations that do not generate floati exceptions do not clear this byte. An exception handler can use this byte to determir floating-point exception(s) caused a trap. .


Figure 1-6. FPSR Exception Status Byte

Many users elect to disable traps for all or part of the floating- point exception cla: AEXC byte makes it unnecessary to poll the EXC byte after each floating-point in At the end of most operations (FMOVEM and FMOVE excluded), the bits in the are logically combined to form an AEXC value that is logically ORed into the exist byte. This operation creates "sticky" floating- point exception bits in the AEXC byt user needs to poll only once-i.e., at the end of a series of floating-point operatio


Figure 1-7. FPSR Accrued Exception Byte
Setting or clearing the AEXC bits neither causes nor prevents an exception. The equations show the comparative relationship between the EXC byte and AE Comparing the current value in the AEXC bit with a combination of bits in the derives a new value in the corresponding AEXC bit. These equations apply to $s$ AEXC bits at the end of each operation affecting the AEXC byte:

| New <br> AEXC Bit | = Old <br> AEXC Bit | V | EXC Bits |
| :--- | :---: | :---: | :--- |
| IOP | $=$ IOP | V | (SNAN V OPERR) |
| OVFL | $=$ OVFL | V | (OVFL) |
| UNFL | $=$ UNFL | V | (UNFL L INEX2) |
| DZ | $=\mathrm{DZ}$ | V | (DZ) |
| INEX | $=$ INEX | V | (INEX1 V INEX2 V OVFL) |

For the subset of the FPU instructions that generate exception traps, the 32-bit F loaded with the logical address of the instruction before the processor executes floating-point exception handler can use this address to locate the floating-point in: that caused an exception. Since the FPU FMOVE to/from the FPCR, FPSR, or FP FMOVEM instructions cannot generate floating- point exceptions, these instruction modify the FPIAR. A reset or a null-restore operation clears the FPIAR.

### 1.3 SUPERVISOR PROGRAMMING MODEL

System programers use the supervisor programming model to implement operating system functions-e.g., I/O control and memory management unit subsystems. The following paragraphs briefly describe the registers in the su programming model. They can only be accessed via privileged instructions. Table the supervisor registers and the processors not related to paged memory managen information concerning page memory management programming, refer to the specific user's manual. Table 1-2 lists the supervisor registers and the processors $r$ paged memory management.

| Registers | $\begin{aligned} & 68 \mathrm{HCOOO} \\ & 68 \mathrm{HC} 001 \\ & 68 \mathrm{EC000} \end{aligned}$ | 68010 | $\begin{gathered} 68020 \\ 68 E C 020 \end{gathered}$ | CPU32 | 68030 | 68EC030 | 68040 | 68EC040 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC1, AC0 |  |  |  |  |  | X |  |  |
| ACUSR |  |  |  |  |  | X |  |  |
| CAAR |  |  | x |  | $x$ | X |  |  |
| CACR |  |  | X |  | X | X | X | X |
| DACR1, DACR0 |  |  |  |  |  |  |  | X |
| DFC |  | X | X | X | X | X | X | X |
| DTT1, DTT0 |  |  |  |  |  |  | X |  |
| IACR1, IACR0 |  |  |  |  |  |  |  | X |
| ITT1, ITT0 |  |  |  |  |  |  | X |  |
| MSP |  |  | X |  | X | x | X | x |
| SFC |  | X | X | X | X | X | X | X |
| SR | X | X | X | X | X | X | X | X |
| SSP/ISP | X | X | X | X | X | X | X | X |
| TT1, TT0 |  |  |  |  | X |  |  |  |
| VBR |  | X | X | X | X | X | X | X |

AC1, AC0 = Access Control Registers
ACUSR = Access Control Unit Status Register
CAAR $=$ Cache Address Register
CACR = Cache Control Register
DACR1, DACR0 = Data Access ControlRegisters
DFC = Destination Function Code Register
DTT1, DTT0 = Data Transparent Translation Registers
IACR1, IACR0 = Instruction Access Control Registers

ITT1, ITT0 = Instruction Transparent Translation Registers
MSP = Master Stack Pointer Regist
SFC = Source Function Code Regis
SR = Status Register
SSP/ISP = Supervisor and Interrupt Sta
TT1, TT0 = Transparent Translation Reg
VBR = Vector Base Register

| CAL | x |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| CRP | x | x |  |  |
| DRP | x |  |  |  |
| PCSR | x |  |  |  |
| PMMUSR, <br> MMUSR | x | x | x | x |
| SCC | x | x | x | x |
| SRP | x | x | x | x |
| TC | x |  | x | x |
| URP |  |  |  |  |
| VAL |  |  |  |  |


| AC | $=$ Access Control Register |
| ---: | :--- |
| CAL | $=$ Current Access Level Register |
| CRP | $=$ CPU Root Pointer |
| DRP | $=$ DMA Root Pointer |
| PCSR | $=$ PMMU Control Register |
| PMMUSR | $=$ Paged Memory Management Unit Status Register |
| MMUSR | $=$ Memory Management Unit Status Register |
| SCC | $=$ Stack Change Control Register |
| SRP | $=$ Supervisor Root Pointer Register |
| TC | $=$ Translation Control Register |
| URP | $=$ User Root Pointer |
| VAL | $=$ Valid Access Level Register |

### 1.3.1 Address Register 7 (A7)

In the supervisor programming model register, A7 refers to the interrupt stack A7'(ISP) and the master stack pointer, A7" (MSP). The supervisor stack pointer is th stack pointer (ISP or MSP). For processors that do not support ISP or MSP, the syste is the system stack pointer (SSP). The ISP and MSP are general- purpose address for the supervisor mode. They can be used as software stack pointers, index regi base address registers. The ISP and MSP can be used for word and long-word ope

### 1.3.2 Status Register

Figure 1-8 illustrates the SR, which stores the processor status and contains the c codes that reflect the results of a previous operation. In the supervisor mode, softv access the full SR, including the interrupt priority mask and additional control bits. Th indicate the following states for the processor: one of two trace modes ( $\mathrm{T} 1, \mathrm{TO}$ ), su or user mode (S), and master or interrupt mode (M). For the MC68000, MC68 MC68008, MC68010, MC68HC000, MC68HC001, and CPU32, only one trac


| T1 | T0 | TRACE MODE |
| :---: | :---: | :--- |
| 0 | 0 | NO TRACE |
| 1 | 0 | TRACE ON ANY INSTRUCTION |
| 0 | 1 | TRACE ON CHANGE OF FLOW |
| 1 | 1 | UNDEFINED |


| S | M | ACTIVE STACK |
| :---: | :---: | :--- |
| 0 | $x$ | USP |
| 1 | 0 | ISP |
| 1 | 1 | MSP |
|  |  |  |

Figure 1-8. Status Register

### 1.3.3 Vector Base Register (VBR)

The VBR contains the base address of the exception vector table in mem displacement of an exception vector adds to the value in this register, which acc vector table.

### 1.3.4 Alternate Function Code Registers (SFC and DFC)

The alternate function code registers contain 3-bit function codes. Function code considered extensions of the 32-bit logical address that optionally provides as man 4 -Gbyte address spaces. The processor automatically generates function codes address spaces for data and programs at the user and supervisor modes instructions use SFC and DFC to specify the function codes for operations.

### 1.3.5 Acu Status Register (MC68EC030 only)

The access control unit status register (ACUSR) is a 16-bit register containing information returned by execution of the PTEST instruction. The PTEST searches the access control (AC) registers to determine a match for a specified a match in either or both of the AC registers sets bit 6 in the ACUSR. All other ACUSR are undefined and must not be used.
blocks of logical addresses that are transparently translated to corresponding addresses. These registers are independent of the on-chip MMU. For en controllers, such as the MC68EC030 and MC68EC040, the access control regist are similar in function to the TT registers but just named differently. The AC registe function are to define blocks of address space that control address space propert as cachability. The following paragraphs describe these registers.

## NOTE

For the paged MMU related supervisor registers, please refer to the appropriate user's manual for specific programming detail.

### 1.3.6.1 TRANSPARENT TRANSLATION/ACCESS CONTROL REGISTER FIELD

 THE M68030. Figure 1-9 illustrates the MC68030 transparent translation/MC6 access control register format.

Figure 1-9. MC68030 Transparent Translation/MC68EC030 Access Control R Format

## Address Base

This 8-bit field is compared with address bits A31-A24. Addresses that mato comparison (and are otherwise eligible) are transparently translated/access cor

## Address Mask

This 8 -bit field contains a mask for the address base field. Setting a bit in this fiel the corresponding bit of the address base field to be ignored. Blocks of memo than 16 Mbytes can be transparently translated/accessed controlled by setting s ical address mask bits to ones. The low-order bits of this field normally are set contiguous blocks larger than 16 Mbytes, although this is not required.

1 = Caching innibited
R/W—Read/Write
0 = Only write accesses permitted
1 = Only read accesses permitted
R/WM—Read/Write Mask
$0=R / W$ field used
1 = R/W field ignored
FC BASE—Function Code Base
This 3-bit field defines the base function code for accesses to be transparently with this register. Addresses with function codes that match the FC BASE fielo otherwise eligible) are transparently translated.

FC MASK—Function Code Mask
This 3-bit field contains a mask for the FC BASE field. Setting a bit in this fie the corresponding bit of the FC BASE field to be ignored.
1.3.6.2 TRANSPARENT TRANSLATION/ACCESS CONTROL REGISTER FIEL THE M68040. Figure 1-10 illustrates the MC68040 and MC68LC040 tro translation/ MC68EC040 access control register format.


Figure 1-10. MC68040 and MC68LC040 Transparent Translation/MC68EC040 Control Register Format

## Address Base

This 8-bit field is compared with address bits A31-A24. Addresses that mat comparison (and are otherwise eligible) are transparently translated/access cc

## E-Enable

This bit enables and disables transparent translation/access control of the block by this register.
$0=$ Transparent translation/access control disabled 1 = Transparent translation/access control enabled

S—Supervisor/User Mode
This field specifies the use of the FC2 in matching an address.
$00=$ Match only if FC2 is 0 (user mode access)
01 = Match only if FC2 is 1 (supervisor mode access)
$1 \mathrm{X}=$ Ignore FC2 when matching
U1, U2—User Page Attributes
The MC68040, MC68E040, MC68LC040 do not interpret these user-defined b external bus transfer results from the access, U0 and U1 are echoed to the Ul UPA1 signals, respectively.

## CM-Cache Mode

This field selects the cache mode and access serialization for a page as follows 00 = Cachable, Writethrough 01 = Cachable, Copyback $10=$ Noncachable, Serialized 11 = Noncachable

## W-Write Protect

This bit indicates if the block is write protected. If set, write and read-moc accesses are aborted as if the resident bit in a table descriptor were clear.
$0=$ Read and write accesses permitted
1 = Write accesses not permitted

### 1.4 INTEGER DATA FORMATS

The operand data formats supported by the integer unit, as listed in Table 1-3, inclu supported by the MC68030 plus a new data format (16-byte block) for the 1 instruction. Integer unit operands can reside in registers, memory, or ins themselves. The operand size for each instruction is either explicitly encoder instruction or implicitly defined by the instruction operation.

Binary-Coded Decimal

| Byte Integer | 8 Bits | - |
| :--- | :---: | :---: |
| Word Integer | 16 Bits | - |
| Long-Word Integer | 32 Bits | - |
| Quad-Word Integer | 64 Bits | Any Two Data Registers |
| 16-Byte | 128 Bits | Memory Only, Aligned to 16- Byte Boundary |

### 1.5 FLOATING-POINT DATA FORMATS

The following paragraphs describe the FPU's operand data formats. The FPU seven data formats. There are three signed binary integer formats (byte, word, word) that are identical to those supported by the integer unit. The FPU supports the packed decimal real format. The MC68881 and MC68882 support this hardware and the processors starting with the MC68040 support it in software. also supports three binary floating- point formats (single, double, and extended that fully comply with the IEEE 754 standard. All references in this manual to precision format imply the double-extended-precision format defined by the standard.

### 1.5.1 Packed Decimal Real Format

Figure 1-11 illustrates the packed decimal real format which is three long words of a 3-digit base 10 exponent and a 17-digit base 10 mantissa. The first two lor digits $15-0$, are 64 bits and map directly to bit positions $63-0$ of the extendedreal format. There are two separate sign bits, one for the exponent, the othe mantissa. An extra exponent (EXP3) is defined for overflows that can occur when o from the extended-precision real format to the packed decimal real format.

| 96 |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SM | SE Y Y |  | EXP 0 | EXP 1 | EXP 0 | (EXP 3) | XXXX |
| DIGIT 15 | DIGIT 14 | DIGIT 13 | DIGIT 12 | DIGIT 11 | DIGIT 10 | DIGIT 9 | DIGIT 8 |
| DIGIT 7 | DIGIT 6 | DIGIT 5 | DIGIT 4 | DIGIT 3 | DIGIT 2 | DIGIT 1 | DIGIT 0 |

NOTE: XXXX indicates "don't care", which is zero when written and ignored when read.

Figure 1-11. Packed Decimal Real Format

### 1.5.2 Binary Floating-Point Formats

Figure 1-12 illustrates the three binary floating-point data formats. The exponent in binary floating-point formats is an unsigned binary integer with an implied bias adc When subtracting the bias from the exponent's value, the result represents a sigr complement power of two. This yields the magnitude of a normalized floating-point when multiplied by the mantissa. A program can execute a CMP instruction that cc floating-point numbers in memory using biased exponents, despite the absolute ma of the exponents.


Figure 1-12. Binary Floating-Point Data Formats
Data formats for single- and double-precision numbers differ slightly from th extended-precision numbers in the representation of the mantissa. For all three pre a normalized mantissa is always in the range (1.0...2.0). The extended-precision dat represents the entire mantissa, including the explicit integer part bit. Single- and precision data formats represent only a fractional portion of the mantissa (the fract always imply the integer part as one.

## NOTE

This section specifies ranges using traditional set notation with the format "bound....bound" specifying the boundaries of the range. The bracket types enclosing the range define whether the endpoint is inclusive or exclusive. A square bracket indicates inclusive, and a parenthesis indicates exclusive. For example, the range specification "[1.0...2.0]" defines the range of numbers greater than or equal to 1.0 and less than or equal to 2.0 . The range specification "(0.0... + inf)" defines the range of numbers greater than 0.0 and less than positive infinity, but not equal to.

### 1.6 FLOATING-POINT DATA TYPES

Each floating-point data format supports five, unique, floating-point data normalized numbers, 2) denormalized numbers, 3) zeros, 4) infinities, and Exponent values in each format represent these special data types. The normal type never uses the maximum or minimum exponent value for a given format, e extended-precision format. The packed decimal real data format does no denormalized numbers.

There is a subtle difference between the definition of an extended- precision numb exponent equal to zero and a single- or double-precision number with an exponen zero. The zero exponent of a single- or double-precision number denormalizes the definition, and the implied integer bit is zero. An extended- precision numbe exponent of zero may have an explicit integer bit equal to one. This results in a n number, though the exponent is equal to the minimum value. For simplicity, the discussion treats all three floating-point formats in the same manner, where an value of zero identifies a denormalized number. However, remember the extendedformat can deviate from this rule.

Figure 1-13. Normalized Number Format

### 1.6.2 Denormalized Numbers

Denormalized numbers represent real values near the underflow threshold. The o of the underflow for a given data format and operation occurs when the result's exp less than or equal to the minimum exponent value. Denormalized numbers can be or negative. For denormalized numbers in single and double precision the impliec bit is a zero. In extended precision, the mantissa's MSB, the explicit integer bit, car a zero (see Figure 1-14).


## Figure 1-14. Denormalized Number Format

Traditionally, the detection of underflow causes floating-point number systems to $p$ "flush-to-zero". This leaves a large gap in the number line between the smallest m : normalized number and zero. The IEEE 754 standard implements gradual underfl result mantissa is shifted right (denormalized) while the result exponent is incremer reaching the minimum value. If all the mantissa bits of the result are shifted off to during this denormalization, the result becomes zero. Usually a gradual underflow potential underflow damage to no more than a round-off error. This underf denormalization description ignores the effects of rounding and the user-se rounding modes. Thus, the large gap in the number line created by "flush-to-zero" systems is filled with representable (denormalized) numbers in the IEEE underflow" floating-point number system.

Since the extended-precision data format has an explicit integer bit, a number formatted with a nonzero exponent, less than the maximum value, and a zero int The IEEE 754 standard does not define a zero integer bit. Such a numbe unnormalized number. Hardware does not directly support denormalized and unno numbers, but implicitly supports them by trapping them as unimplemented dat allowing efficient conversion in software.

Figure 1-15. Zero Format

### 1.6.4 Infinities

Infinities can be positive or negative and represent real values that exceed the threshold. A result's exponent greater than or equal to the maximum expon indicates the overflow for a given data format and operation. This overflow d ignores the effects of rounding and the user-selectable rounding models. For si double-precision infinities the fraction is a zero. For extended-precision infir mantissa's MSB, the explicit integer bit, can be either one or zero (see Figure 1-1

| EXPONENT $=$ MAXIMUM | MANTISSA $=0$ |
| :---: | :---: |

Figure 1-16. Infinity Format

### 1.6.5 Not-A-Numbers

When created by the FPU, NANs represent the results of operations $h$ mathematical interpretation, such as infinity divided by infinity. All operations in NAN operand as an input return a NAN result. When created by the user, NANs ce against unitialized variables and arrays or represent user-defined data types. For $\epsilon$ precision NANs, the mantissa's MSB, the explicit integer bit, can be either one or Figure 1-17).


Figure 1-17. Not-A-Number Format
The FPU implements two different types of NANs identified by the value of the M mantissa for single- and double-precision, and the MSB of the mantissa minu extended-precision. If the bit is set, it is a nonsignaling NAN, otherwise, it is an s
mantisSa, and storing the resuiting nonsignaling NAN in the destination. becaus IEEE formats for NANs, the result of setting an SNAN MSB is always a nonsignalir

When the FPU creates a NAN, the NAN always contains the same bit patter mantissa. All bits of the mantissa are ones for any precision. When the user creates any nonzero bit pattern can be stored in the mantissa.

### 1.6.6 Data Format and Type Summary

Tables 1-4 through 1-6 summarize the data type specifications for single-, douk extended-precision data formats. Packed decimal real formats support all data type denormalized numbers. Table 1-7 summarizes the data types for the packed deci format.

Field Size In Bits

| Sign (s) | 1 |
| :---: | :---: |
| Biased Exponent (e) | 8 |
| Fraction (f) | 23 |
| Total | 32 |
| Interpretation of Sign |  |
| Positive Fraction | $s=0$ |
| Negative Fraction | $\mathrm{s}=1$ |
| Normalized Numbers |  |
| Bias of Biased Exponent | +127 (\$7F) |
| Range of Biased Exponent | $0<\mathrm{e}<255$ (\$FF) |
| Range of Fraction | Zero or Nonzero |
| Fraction | $1 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{\mathrm{s}} \times 2^{\mathrm{e}-127} \times 1 . \mathrm{f}$ |


| Denormalized Numbers |  |
| :--- | :---: |
| Biased Exponent Format Minimum | $0(\$ 00)$ |
| Bias of Biased Exponent | $+126(\$ 7 \mathrm{E})$ |
| Range of Fraction | Nonzero |
| Fraction | $0 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{\mathrm{s}} \times 2-{ }^{126} \times 0 . f$ |


| Signed Zeros |  |
| :---: | :---: |
| Biased Exponent Format Minimum | 0 (\$00) |
| Fraction | $0 . f=0.0$ |
| Signed Infinities |  |
| Biased Exponent Format Maximum | 255 (\$FF) |
| Fraction | $0 . f=0.0$ |
| NANs |  |
| Sign | Don't Care |
| Biased Exponent Format Maximum | 255 (\$FF) |
| Fraction | Nonzero |
| Representation of Fraction Nonsignaling Signaling Nonzero Bit Pattern Created by User Fraction When Created by FPCP | 0.1xxxx...xxxx 0.0xxxx...xxxx xxxxx...xxxx 11111... 1111 |

## Approximate Ranges

| Maximum Positive Normalized | $3.4 \times 10^{38}$ |
| :--- | :---: |
| Minimum Positive Normalized | $1.2 \times 10 \mathbf{-}^{38}$ |
| Minimum Positive Denormalized | $1.4 \times 10 \mathbf{-}^{45}$ |

Field Size (in Bits)

| Sign (s) | 1 |
| :--- | :---: |
| Biased Exponent (e) | 11 |
| Fraction (f) | 52 |
| Total | 64 |

Interpretation of Sign

| Positive Fraction | $\mathrm{s}=0$ |
| :--- | :---: |
| Negative Fraction | $\mathrm{s}=1$ |
| Normalized Numbers |  |
| Bias of Biased Exponent | $+1023(\$ 3 F F)$ |
| Range of Biased Exponent | $0<\mathrm{e}<2047(\$ 7 \mathrm{FF})$ |
| Range of Fraction | Zero or Nonzero |
| Fraction | $1 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{\mathrm{s}} \times 2^{\mathrm{e}-1023} \times 1 . f$ |


| Denormalized Numbers |  |
| :--- | :---: |
| Biased Exponent Format Minimum | $0(\$ 000)$ |
| Bias of Biased Exponent | $+1022(\$ 3 F E)$ |
| Range of Fraction | Nonzero |
| Fraction | $0 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{\mathrm{s}} \times 2^{1022} \times 0 . f$ |


| Signed Zeros |  |  |
| :--- | :--- | :---: |
| Biased Exponent Format Minimum | $0(\$ 00)$ |  |
| Fraction (Mantissa/Significand) | $0 . f=0.0$ |  |

## Signed Infinities

| Biased Exponent Format Maximum | 2047 (\$7FF) |
| :--- | :---: |
| Fraction | $0 . f=0.0$ |


| NANs |  |
| :--- | :---: |
| Sign | 0 or 1 |
| Biased Exponent Format Maximum | $255(\$ 7 F F)$ |
| Fraction | Nonzero |
| Representation of Fraction |  |
| Nonsignaling |  |
| Signaling |  |
| Nonzero Bit Pattern Created by User | $0 \times x x \ldots x \times x x$ |
| Fraction When Created by FPCP | xxxx...xxxx |
|  |  |
|  |  |

## Approximate Ranges

| Maximum Positive Normalized | $18 \times 10^{308}$ |
| :--- | :---: |
| Minimum Positive Normalized | $2.2 \times 10 \_^{308}$ |
| Minimum Positive Denormalized | $4.9 \times 10 \_^{324}$ |

Field Size (in Bits)

| Sign (s) | 1 |
| :--- | :---: |
| Biased Exponent (e) | 15 |
| Zero, Reserved (u) | 16 |
| Explicit Integer Bit (j) | 1 |
| Mantissa (f) | 63 |
| Total | 96 |

Interpretation of Unused Bits

| Input | Don't Care |
| :--- | :---: |
| Output | All Zeros |


| Interpretation of Sign |  |
| :--- | :---: | :---: |
| Positive Mantissa | $\mathrm{s}=0$ |
| Negative Mantissa | $\mathrm{s}=1$ |
| Normalized Numbers |  |
| Bias of Biased Exponent | $+16383(\$ 3 F F F)$ |
| Range of Biased Exponent | $0<=\mathrm{e}<32767$ (\$7FFF) |
| Explicit Integer Bit | 1 |
| Range of Mantissa | Zero or Nonzero |
| Mantissa (Explicit Integer Bit and Fraction ) | $1 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{\mathrm{s} \times 2^{\mathrm{e}-16383} \times 1 . f}$ |


| Denormalized Numbers |  |
| :--- | :---: |
| Biased Exponent Format Minimum | $0(\$ 0000)$ |
| Bias of Biased Exponent | $+16383(\$ 3 F F F)$ |
| Explicit Integer Bit | 0 |
| Range of Mantissa | Nonzero |
| Mantissa (Explicit Integer Bit and Fraction ) | $0 . f$ |
| Relation to Representation of Real Numbers | $(-1)^{s} \times 2^{16383} \times 0 . f$ |


| Signed Zeros |  |  |
| :--- | :---: | :---: |
| Biased Exponent Format Minimum | $0(\$ 0000)$ |  |
| Mantissa (Explicit Integer Bit and Fraction ) | 0.0 |  |
| Signed Infinities |  |  |
| Biased Exponent Format Maximum |  |  |
| Explicit Integer Bit | Don't Care |  |
| Mantissa (Explicit Integer Bit and Fraction ) | x.000...0000 |  |


| Biased Exponent Format Maximum | 32767 (\$7FFF) |
| :--- | :---: |
| Mantissa | Nonzero |
| Representation of Fraction |  |
| Nonsignaling | x.1xxxx...xxxx |
| Signaling | x.0xxxx...xxxx |
| Nonzero Bit Pattern Created by User | $1.11111 \ldots . .1111$ |
| Fraction When Created by FPCP |  |
| Approximate Ranges | $1.2 \times 10^{4932}$ |
| Maximum Positive Normalized | $1.7 \times 10^{-4932}$ |
| Minimum Positive Normalized | $3.7 \times 10^{4951}$ |
| Minimum Positive Denormalized |  |

Table 1-7. Packed Decimal Real Format Summary

| Data Type | $\mathbf{S M}$ | $\mathbf{S E}$ | $\mathbf{Y}$ | $\mathbf{Y}$ | 3-Digit <br> Exponent | 1-Digit <br> Integer | 16-Digit Fractio) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm$ Infinity | $0 / 1$ | 1 | 1 | 1 | $\$ F F F$ | $\$ X X X X$ | $\$ 00 \ldots 00$ |
| $\pm$ NAN | $0 / 1$ | 1 | 1 | 1 | $\$ F F F$ | $\$ X X X X$ | Nonzero |
| $\pm$ SNAN | $0 / 1$ | 1 | 1 | 1 | $\$ F F F$ | $\$ X X X X$ | Nonzero |
| + Zero | 0 | $0 / 1$ | $X$ | $X$ | $\$ 000-\$ 999$ | $\$ X X X 0$ | $\$ 00 \ldots 00$ |
| -Zero | 1 | $0 / 1$ | $X$ | $X$ | $\$ 000-\$ 999$ | $\$ X X X 0$ | $\$ 00 \ldots 00$ |
| +In-Range | 0 | $0 / 1$ | $X$ | $X$ | $\$ 000-\$ 999$ | $\$ X X X 0-\$ X X X 9$ | $\$ 00 \ldots 01-\$ 99 \ldots 99$ |
| -In-Range | 1 | $0 / 1$ | X | X | $\$ 000-\$ 999$ | $\$ X X X 0-\$ X X X 9$ | $\$ 00 \ldots 01-\$ 99 \ldots 99$ |

A packed decimal real data format with the SE and both $Y$ bits set, an exponent and a nonzero 16-bit decimal fraction is a NAN. When the FPU uses this format, the of the NAN is moved bit- by-bit into the extended-precision mantissa of a floating-p register. The exponent of the register is set to signify a NAN, and no conversion oco MSB of the most significant digit in the decimal fraction (the MSB of digit 15) is a do as in extended-precision NANs, and the MSB of minus one of digit 15 is the SNAN NAN bit is a zero, then it is an SNAN.

If a non-decimal digit (\$A-\$F) appears in the exponent of a zero, the number is a tr The FPU does not detect non-decimal digits in the exponent, integer, or fraction dic in-range packed decimal real data format. These non-decimal digits are converted in the same manner as decimal digits; however, the result is probably useless altho repeatable. Since an in-range number cannot overflow or underflow when conv extended precision, conversion from the packed decimal real data format always $p$ normalized extended-precision numbers.

Each integer data register is 32 bits wide. Byte and word operands occupy the lon 16-bit portions of integer data registers, respectively. Long- word operands occupy 32 bits of integer data registers. A data register that is either a source or destinatior only uses or changes the appropriate lower 8 or 16 bits (in byte or word or respectively). The remaining high-order portion does not change and goes unu address of the least significant bit (LSB) of a long-word integer is zero, and the M For bit fields, the address of the MSB is zero, and the LSB is the width of the regis one (the offset). If the width of the register plus the offset is greater than 32, th wraps around within the register. Figure 1-18 illustrates the organization of var formats in the data registers.

An example of a quad word is the product of a 32-bit multiply or the quotient of a 32 operation (signed and unsigned). Quad words may be organized in any two int registers without restrictions on order or pairing. There are no explicit instruction management of this data format, although the MOVEM instruction can be used $t$ quad word into or out of registers.

Binary-coded decimal (BCD) data represents decimal numbers in binary form. there are many BCD codes, the BCD instructions of the M68000 family support twe packed and unpacked. In these formats, the LSBs consist of a binary number h numeric value of the corresponding decimal number. In the unpacked BCD form defines one decimal number that has four LSBs containing the binary value undefined MSBs. Each byte of the packed BCD format contains two decimal num least significant four bits contain the least significant decimal number and significant four bits contain the most significant decimal number.

| 31 | 15 |  |  |
| :---: | :---: | :---: | :---: |
| NOT USED | MSB | LOW-ORDER WORD | LSB |


| 31 | 0 |  |
| :---: | :---: | :---: |
| MSB | LONG WORD | LSB |


| 63 |  | 32 |
| :---: | :---: | :---: |
| MSB | ANY DX |  |


| 31 | 0 |
| :---: | :---: |
|  | ANY DY |

31 0

| OFFSET | WIDTH $^{*}$ |  |
| :---: | :---: | :---: |

BIT FIELD ( $0<$ OFF $0<$ WIDTH $\leq 32$ )

PACKED BCD

* IF WIDTH + OFFSET > 32, BIT FIELD WRAPS AROUND WITHIN THE REGISTER.

Figure 1-18. Organization of Integer Data Formats in Data Registers
Because address registers and stack pointers are 32 bits wide, address registers ca used for byte-size operands. When an address register is a source operand, either order word or the entire long-word operand is used, depending upon the operati When an address register is the destination operand, the entire register becomes despite the operation size. If the source operand is a word size, it is sign-extended t and then used in the operation to an address register destination. Address regis primarily for addresses and address computation support. The instruction set instructions that add to, compare, and move the contents of address registers. Fig illustrates the organization of addresses in address registers.

Figure 1-19. Organization of Integer Data Formats in Address Register
aterernate function code registers, supervisor function code (SFC) and data func (DFC), are 32-bit registers with only bits OP2 implemented. These bits contain the space values for the read or write operands of MOVES, PFLUSH, and PTEST ins Values transfer to and from the SFC and DFC by using the MOVEC instruction. 7 long-word transers; the upper 29 bits are read as zeros and are ignored when wr

### 1.7.2 Organization of Integer Data Formats in Memory

The byte-addressable organization of memory allows lower addresses to corre higher order bytes. The address N of a long-word data item corresponds to the a the highest order wordUs MSB. The lower order word is located at address $\mathrm{N}+$ the LSB at address $\mathrm{N}+3$ (see Figure 1-20). Organization of data formats in m consistent with the M68000 family data organization. The lowest address $\$ 00000000$ ) is the location of the MSB, with each successive LSB located at address ( $\mathrm{N}+1, \mathrm{~N}+2$, etc.). The highest address (nearest \$FFFFFFFF) is the loca LSB.


Figure 1-20. Memory Operand Addressing
2. A bit field offset that shows the leftmost (base) bit of the bit field in relatic MSB of the base byte.
3. A bit field width that determines how many bits to the right of the base the bit field.

The MSB of the base byte is bit field offset 0 ; the LSB of the base byte is bit field and the LSB of the previous byte in memory is bit field offset -1 . Bit field offsets $m$ values between $2-31$ to $231-1$, and bit field widths may range from 1 to 32 bits.

A 16-byte block operand, supported by the MOVE16 instruction, has a block of 1 aligned to a 16-byte boundary. An address that can point to any byte in the block s this operand.





Figure 1-21. Memory Organization for Integer Operands

Table 1-8. MC68040 FPU Data Formats and Data Types

|  | Data Formats |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number <br> Types | Single- <br> Precision <br> Real | Double- <br> Precision <br> Real | Extended- <br> Precision <br> Real | Packed- <br> Decimal <br> Real | Byte <br> Integer | Word <br> Integer | Lon <br> Wo <br> Inte |  |
| Normalized | $*$ | $*$ | $*$ | $\dagger$ | $*$ | $*$ | $*$ |  |
| Zero | $*$ | $*$ | $*$ | $\dagger$ | $*$ | $*$ | $*$ |  |
| Infinity | $*$ | $*$ | $*$ | $\dagger$ |  |  |  |  |
| NAN | $*$ | $*$ | $*$ | $\dagger$ |  |  |  |  |
| Denormalized | $\dagger$ | $\dagger$ | $\dagger$ | $\dagger$ |  |  |  |  |
| Unnormalized |  |  | $\dagger$ | $\dagger$ |  |  |  |  |

## NOTES:

* = Data Format/Type Supported by On-Chip MC68040 FPU Hardware
$\dagger=$ Data Format/Type Supported by Software (MC68040FPSP)
Figure 1-22 illustrates the floating-point data format for the single- , double-, and e) precision binary real data organization in memory.


Figure 1-22. Organization of FPU Data Formats in Memory

## ADDRESSING CAPABILITIES

Most operations take asource operand and destination operand, compute them, the result in the destination location. Single-operand operations take a destination compute it, and store the result in the destination location. External micror references to memory are either program references that refer to program spac references that refer to data space. They access either instruction words or opera items) for an instruction. Program space is the section of memory that contains the instructions and any immediate data operands residing in the instruction stream. D is the section of memory that contains the program data. Data items in the instructic can be accessed with the program counter relative addressing modes; these classify as program references.

### 2.1 INSTRUCTION FORMAT

M68000 family instructions consist of at least one word; some have as many as Figure 2-1 illustrates the general composition of an instruction. The first wo instruction, called the simple effective address operation word, specifies the len! instruction, the effective addressing mode, and the operation to be perforr remaining words, called brief and full extension words, further specify the instru operands. These words can be floating-point command words, conditional pi immediate operands, extensions to the effective addressing mode specified in th effective address operation word, branch displacements, bit number or specifications, special register specifications, trap operands, pack/unpack con: argument counts.

| 15 |
| :---: |
| SINGLE EFFECTIVE ADDRESS OPERATION WORD <br> (ONE WORD, SPECIFIES OPERATION AND MODES) |
| SPECIAL OPERAND SPECIFIERS |
| (IF ANY, ONE OR TWO WORDS) |
| IMMEDIATE OPERAND OR SOURCE EFFECTIVE ADDRESS EXTENSION |
| (IF ANY, ONE TO SIX WORDS) |
| DESTINATION EFFECTIVE ADDRESS EXTENSION |
| (IF ANY, ONE TO SIX WORDS) |

Figure 2-1. Instruction Word General Format

Ine single ettective adaress operation word tormat is the basic instruction word (se $2-2)$. The encoding of the mode field selects the addressing mode. The regis contains the general register number or a value that selects the addressing mode v mode field contains opcode 111. Some indexed or indirect addressing mode combination of the simple effective address operation word followed by a brief e word. Other indexed or indirect addressing modes consist of the simple effective operation word and a full extension word. The longest instruction is a MOVE instruc a full extension word for both the source and destination effective addresses and eic extension words. It also contains 32-bit base displacements and 32-bit outer displa for both source and destination addresses. Figure 2-2 illustrates the three formats an instruction word; Table 2-1 lists the field definitions for these three formats.

## SINGLE EFFECTIVE ADDRESS OPERATION WORD FORMAT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | X | X | X | X | X |  |  | EFFECTIVE ADDRESS |  |  |
| X | X | X | X | X | X | X | X | X | X |  | MOD |  | REGI |

BRIEF EXTENSION WORD FORMAT


FULL EXTENSION WORD FORMAT


Figure 2-2. Instruction Word Specification Formats

| Extensions |  |
| :---: | :---: |
| D/A | $\begin{gathered} \text { Index Register Type } \\ 0=\mathrm{Dn} \\ 1=\mathrm{An} \end{gathered}$ |
| W/L | Word/Long-Word Index Size 0 = Sign-Extended Word 1 = Long Word |
| Scale | Scale Factor $\begin{aligned} & 00=1 \\ & 01=2 \\ & 10=4 \\ & 11=8 \end{aligned}$ |
| BS | Base Register Suppress <br> 0 = Base Register Added <br> 1 = Base Register Suppressed |
| IS | Index Suppress <br> 0 = Evaluate and Add Index Operand <br> 1 = Suppress Index Operand |
| BD SIZE | Base Displacement Size <br> 00 = Reserved <br> $01=$ Null Displacement <br> 10 = Word Displacement <br> 11 = Long Displacement |
| I/IS | Index/Indirect Selection Indirect and Indexing Operand Determined in Conjunction with Bit 6, Index Suppress |

For effective addresses that use a full extension word format, the index suppress ( the index/indirect selection (I/IS) field determine the type of indexing and indire Table 2-2 lists the index and indirect operations corresponding to all combinations I/IS values.

| 0 | 011 | Indirect Preindexed with Long Outer Displacement |
| :--- | :--- | :--- |
| 0 | 100 | Reserved |
| 0 | 101 | Indirect Postindexed with Null Outer Displacement |
| 0 | 110 | Indirect Postindexed with Word Outer Displacement |
| 0 | 111 | Indirect Postindexed with Long Outer Displacement |
| 1 | 000 | No Memory Indirect Action |
| 1 | 001 | Memory Indirect with Null Outer Displacement |
| 1 | 010 | Memory Indirect with Word Outer Displacement |
| 1 | 011 | Memory Indirect with Long Outer Displacement |
| 1 | $100-111$ | Reserved |

### 2.2 EFFECTIVE ADDRESSING MODES

Besides the operation code, which specifies the function to be performed, an in: defines the location of every operand for the function. Instructions specify an location in one of three ways. A register field within an instruction can specify the re be used; an instruction's effective address field can contain addressing mode info or the instruction's definition can imply the use of a specific register. Other fields w instruction specify whether the register selected is an address or data register and register is to be used. Section 1 Introduction contains detailed register descriptio

An instruction's addressing mode specifies the value of an operand, a register that the operand, or how to derive the effective address of an operand in memol addressing mode has an assembler syntax. Some instructions imply the addressir for an operand. These instructions include the appropriate fields for operands that one addressing mode.

GENERATION:
ASSEMBLER SYNTAX:
$E A=D n$
Dn
000 REG. NO.
0

### 2.2.2 Address Register Direct Mode

In the address register direct mode, the effective address field specifies the addres containing the operand.

| GENERATION: | EA $=A n$ |
| :--- | :--- |
| ASSEMBLER SYNTAX: | An |
| EA MODE FIELD: | 001 |
| EA REGISTER FIELD: | REG. NO. |
| NUMBER OF EXTENSION WORDS: | 0 |

ADDRESS REGISTER

### 2.2.3 Address Register Indirect Mode

In the address register indirect mode, the operand is in memory. The effective add specifies the address register containing the address of the operand in memory.

```
GENERATION: EA = (An)
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:
\[
E A=(A n)
\]
ASSEMBLER SYNTAX:
NUMBER OF EXTENSION WORDS:
```


may support incrementing for any operand size, up to 255 bytes. If the address re the stack pointer and the operand size is byte, the address is incremented by two the stack pointer aligned to a word boundary.

```
GENERATION:
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:
```

```
EA = (An) + SIZE
```

EA = (An) + SIZE
(An) +
(An) +
0 1 1
0 1 1
REG. NO.
REG. NO.
0

```
0
```


support decrementing for any operand size up to 255 bytes. If the address regis stack pointer and the operand size is byte, the address is decremented by two to stack pointer aligned to a word boundary.

```
GENERATION:
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS: 0
```



| GENERATION: | $E A=(\mathrm{An})+\mathrm{d} 16$ |
| :--- | :--- |
| ASSEMBLER SYNTAX: | $(\mathrm{d} 16, \mathrm{An})$ |
| EA MODE FIELD: | 101 |
| EA REGISTER FIELD: | REG. NO. |
| NUMBER OF EXTENSION WORDS: | 1 |

31

eight bits; and the index register's sign-extended contents (possibly scaled). The specify the address register, the displacement, and the index register in this mode

```
GENERATION:
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS: }
EA = (An) +(Xn) + d8
(d8,An, Xn.SIZE*SCALE)
1 1 0
```


index register.
In this mode, the address register, the index register, and the displacement are all The effective address is zero if there is no specification. This mode provides a data indirect address when there is no specific address register and the index register register.

| GENERATION: | $E A=(\mathrm{An})+(\mathrm{Xn})+\mathrm{bd}$ |
| :--- | :--- |
| ASSEMBLER SYNTAX: | $\left(\mathrm{bd}, \mathrm{An}, \mathrm{Xn}\right.$. SIZE*SCALE $\left.^{*}\right)$ |
| EA MODE FIELD: | 110 |
| EA REGISTER FIELD: | REG. NO. |
| NUMBER OF EXTENSION WORDS: | 1,2, OR 3 |


displacements and the index register contents are sign-extended to 32 bits.
In the syntax for this mode, brackets enclose the values used to calculate the inte memory address. All four user-specified values are optional. Both the base displacements may be null, word, or long word. When omitting a displac suppressing an element, its value is zero in the effective address calculation.

```
GENERATION:
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:
```

```
EA = (An + bd) + Xn.SIZE*SCALE + od
```

EA = (An + bd) + Xn.SIZE*SCALE + od
([bd,An],Xn.SIZE*SCALE,od)
([bd,An],Xn.SIZE*SCALE,od)
110
110
REG.NO.
REG.NO.
1,2,3,4, OR 5

```
1,2,3,4, OR 5
```


and the index register contents are sign-extended to 32 bits.
In the syntax for this mode, brackets enclose the values used to calculate the inter memory address. All four user-specified values are optional. Both the base ar displacements may be null, word, or long word. When omitting a displace suppressing an element, its value is zero in the effective address calculation.

| GENERATION: | $E A=(\mathrm{bd}+\mathrm{An})+\mathrm{Xn}$. SIZE*SCALE $^{*}+\mathrm{od}$ |
| :--- | :--- |
| ASSEMBLER SYNTAX: | $\left(\left[\mathrm{bd}, \mathrm{An}, \mathrm{Xn}\right.\right.$. SIZE $^{*}$ SCALE], od $)$ |
| EA MODE FIELD: | 110 |
| EA REGISTER FIELD: | REG. NO. |
| NUMBER OF EXTENSION WORDS: | $1,2,3,4$, OR 5 |



GENERATION: ASSEMBLER SYNTAX: EA MODE FIELD: EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:
$E A=(P C)+d 16$ ( $\mathrm{d}_{16}, \mathrm{PC}$ )
111
010
1
31

index operand. The value in the PC is the address of the extension word. This is a reference allowed only for reads. The user must include the displacement, the PC, index register when specifying this addressing mode.

| GENERATION: | $E A=(\mathrm{PC})+(\mathrm{Xn})+\mathrm{d} 8$ |
| :--- | :--- |
| ASSEMBLER SYNTAX: | (d8,PC,Xn.SIZE*SCALE) |
| EA MODE FIELD: | 111 |
| EA REGIITER FIELD: | 011 |
| NUMBER OF EXTENSION WORDS: | 1 |


displacement, and the scaled contents of the sign-extended index register. The va PC is the address of the first extension word. This is a program reference allowe reads.

In this mode, the PC, the displacement, and the index register are optional. The supply the assembler notation ZPC (a zero value PC) to show that the PC is not allows the user to access the program space without using the PC in calculating the address. The user can access the program space with a data register indirect a placing ZPC in the instruction and specifying a data register as the index register.

```
GENERATION:
ASSEMBLER SYNTAX:
EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:
```

```
EA = (PC) +(Xn) +bd
```

EA = (PC) +(Xn) +bd
(bd, PC, Xn. SIZE*SCALE)
(bd, PC, Xn. SIZE*SCALE)
111
111
0 1 1
0 1 1
1,2, OR 3

```
1,2, OR 3
```


adds the scaled contents of the index register and the optional outer displacemen the effective address. The value of the PC used in the calculation is the address of extension word. This is a program reference allowed only for reads.

In the syntax for this mode, brackets enclose the values used to calculate the inter memory address. All four user-specified values are optional. The user must su assembler notation ZPC (a zero value PC) to show the PC is not used. This allows to access the program space without using the PC in calculating the effective addre the base and outer displacements may be null, word, or long word. When or displacement or suppressing an element, its value is zero in the effective calculation.

a long word at immediate indirect memory address and adds the option displacement to yield the effective address. The value of the PC is the address extension word. This is a program reference allowed only for reads.

In the syntax for this mode, brackets enclose the values used to calculate the int memory address. All four user-specified values are optional. The user must s assembler notation ZPC showing that the PC is not used. This allows the user to a program space without using the PC in calculating the effective address. Both the outer displacements may be null, word, or long word. When omitting a displac suppressing an element, its value is zero in the effective address calculation.


GENERATION:
ASSEMBLER SYNTAX: EA MODE FIELD:
EA REGISTER FIELD:
NUMBER OF EXTENSION WORDS:


### 2.2.17 Absolute Long Addressing Mode

In this addressing mode, the operand is in memory, and the operand's address occl two extension words following the instruction word in memory. The first extensi contains the high-order part of the address; the second contains the low-order pa address. .

```
GENERATION: EA GIVEN
ASSEMBLER SYNTAX: (xxx).L
EA MODE FIELD: 111
EA REGISTER FIELD: 001
NUMBER OF EXTENSION WORDS: 2
```



Table 2-3. Immediate Operand Location

| Operation Length | Location |
| :---: | :--- |
| Byte | Low-order byte of the extension word. |
| Word | The entire extension word. |
| Long Word | High-order word of the operand is in the first extension word; the low-orde <br> word is in the second extension word. |
| Single-Precision | In two extension words. |
| Double-Precision | In four extension words. |
| Extended-Precision | In six extension words. |
| Packed-Decimal Real | In six extension words. |

### 2.3 EFFECTIVE ADDRESSING MODE SUMMARY

Effective addressing modes are grouped according to the use of the mode. Data a modes refer to data operands. Memory addressing modes refer to memory Alterable addressing modes refer to alterable (writable) operands. Control a modes refer to memory operands without an associated size.

These categories sometimes combine to form new categories that are more restric combined classifications are alterable memory (addressing modes that are both and memory addresses) and data alterable (addressing modes that are both alte data). Table 2-4 lists a summary of effective addressing modes and their categori

| Address | An | 001 | reg. no. | - | - | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Indirect <br> Address <br> Address with Postincrement Address with Predecrement Address with Displacement | $\begin{gathered} (\mathrm{An}) \\ (\mathrm{An})+ \\ -(\mathrm{An}) \\ \left(\mathrm{d}_{16}, \mathrm{An}\right) \end{gathered}$ | $\begin{aligned} & 010 \\ & 011 \\ & 100 \\ & 101 \end{aligned}$ | reg. no. <br> reg. no. <br> reg. no. <br> reg. no. | $\begin{aligned} & X \\ & X \\ & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \\ & X \\ & X \end{aligned}$ | $\frac{X}{-}$ |
| Address Register Indirect with Index 8-Bit Displacement Base Displacement | $\begin{aligned} & \left(d_{8}, A n, X n\right) \\ & (b d, A n, X n) \end{aligned}$ | $\begin{aligned} & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & \text { reg. no. } \\ & \text { reg. no. } \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $X$ $X$ | $\begin{aligned} & X \\ & X \end{aligned}$ |
| Memory Indirect Postindexed Preindexed | ([bd,An],Xn,od) ([bd,An,Xn],od) | $\begin{aligned} & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & \text { reg. no. } \\ & \text { reg. no. } \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ |
| Program Counter Indirect with Displacement | $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 | 010 | X | X | X |
| Program Counter Indirect with Index 8-Bit Displacement Base Displacement | $\begin{aligned} & \left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right) \\ & \text { (bd,PC,Xn) } \end{aligned}$ | $\begin{aligned} & 111 \\ & 111 \end{aligned}$ | $\begin{aligned} & 011 \\ & 011 \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ |
| Program Counter Memory Indirect <br> Postindexed <br> Preindexed | ([bd,PC],Xn,od) ([bd,PC,Xn],od) | $\begin{aligned} & 111 \\ & 111 \end{aligned}$ | $\begin{aligned} & 011 \\ & 011 \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ |
| Absolute Data Addressing Short Long | $\begin{gathered} (x x x) . W \\ (x x x) . L \end{gathered}$ | $\begin{aligned} & 111 \\ & 111 \end{aligned}$ | $\begin{aligned} & 000 \\ & 000 \end{aligned}$ | $\begin{aligned} & X \\ & X \end{aligned}$ | $X$ $X$ | $\begin{aligned} & X \\ & X \end{aligned}$ |
| Immediate | \#<XXX> | 111 | 100 | X | X | - |

that allows the CPU32, MC68020, MC68030, and MC68040 to distinguish the basi family architecture's new address extensions. Figure 2-3 illustrates these brief word formats. The encoding for SCALE used by the CPU32, MC68020, MC68 MC68040 is a compatible extension of the M68000 family architecture. A value o SCALE is the same encoding for both extension words. Software that uses this er compatible with all processors in the M68000 family. Both brief extension word fc not contain the other values of SCALE. Software can be easily migrated in an compatible direction, with downward support only for nonscaled addressing. If the were to execute an instruction that encoded a scaling factor, the scaling factor ignored and would not access the desired memory address. The earlier microproc not recognize the brief extension word formats implemented by newer processors. they can detect illegal instructions, they do not decode invalid encodings of extension word formats as exceptions.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D/A |  | REGISTER |  | W/L | 0 | 0 | 0 |  |  | DISPLACEMENT INTEGER |  |  |  |

(a) MC68000, MC68008, and MC68010

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$⿻ 4$

(b) CPU32, MC68020, MC68030, and MC68040

Figure 2-3. M68000 Family Brief Extension Word Formats
independently of each other. However, at least one element must be active suppressed. When an element is suppressed, it has an effective value of zero.

BR can be suppressed through the BS field of the full extension word format. The $\epsilon$ of bits 0-5 in the single effective address word format (see Figure 2-2) selects BR the PC when using program relative addressing modes, or An when using nonrelative addressing modes. The value of the PC is the address of the extension w the non-program relative addressing modes, $B R$ is the contents of a selected $A n$.

SIZE and SCALE can be used to modify Xn . The W/L field in the full extension forma the size of Xn as a word or long word. The SCALE field selects the scaling factor, s value of the Xn left multiplying the value by $1,2,4$, or 8 , respectively, without changing the value. Scaling can be used to calculate the address of arrayed str Figure 2-4 illustrates the scaling of an Xn.

The bd and od can be either word or long word. The size of od is selected thro encoding of the I/IS field in the full extension word format (refer to Table 2-2). There main modes of operation that use these four elements in different ways: no memory action and memory indirect. The od is provided only for using memory indirect ad modes of which there are three types: with preindex, with postindex, and wi suppressed.

SIMPLE ARRAY $(S C A L E=1)$


RECORD OF 4 BYTES
(SCALE = 4)


NOTE: Regardless of array structure, software increments index by the appropriate amount to point to next record.

RECORD OF 2 BYTES (SCALE = 2)


RECORD OF 8 BYTES
(SCALE = 8)


Figure 2-4. Addressing Array Items

| BR | Xn | bd | Addressing Mode |
| :---: | :---: | :---: | :--- |
| S | S | S | Not Applicable |
| S | S | A | Absolute Addressing Mode |
| S | A | S | Register Indirect |
| S | A | A | Register Indirect with Constant Index |
| An | S | S | Address Register Indirect |
| An | S | A | Address Register Indirect with Constant Index |
| An | A | S | Address Register Indirect with Variable Index |
| An | A | A | Address Register Indirect with Constant and Variable Index |
| PC | S | S | PC Relative |
| PC | S | A | PC Relative with Constant Index |
| PC | A | S | PC Relative with Variable Index |
| PC | A | A | PC Relative with Constant and Variable Index |

NOTE: S indicates suppressed and A indicates active.


Figure 2-5. No Memory Indirect Action

There are three types of memory indirect modes: pre-Index, post-Index, and inde suppressed. Xn and its modifiers can be allocated to determine either the address c (pre-index) or to the address of the second operand (post-index).
2.5.2.1 MEMORY INDIRECT WITH PREINDEX. The Xn is allocated to deter address of the IMP. Figure 2-6 illustrates the memory indirect with pre-indexing m

| BR | Xn | bd | od | IMP Addressing Mode | Operand Addressing I |
| :---: | :---: | :---: | :---: | :--- | :--- |
| S | A | S | S | Register Indirect | Memory Pointer Directly to Data |
| S | A | S | A | Register Indirect | Memory Pointer as Base with Di <br> to Data Operand |
| S | A | A | S | Register Indirect with Constant Index | Memory Pointer Directly to Data |
| S | A | A | A | Register Indirect with Constant Index | Memory Pointer as Base with Di <br> to Data Operand |
| An | A | S | S | Address Register Indirect with <br> Variable Index | Memory Pointer Directly to Data |
| An | A | S | A | Address Register Indirect with <br> Variable Index | Memory Pointer as Base with Di <br> to Data Operand |
| An | A | A | S | Address Register Indirect with <br> Constant and Variable Index | Memory Pointer Directly to Data |

NOTE: S indicates suppressed and $A$ indicates active.


Figure 2-6. Memory Indirect with Preindex
2.5.2.2 MEMORY INDIRECT WITH POSTINDEX. The Xn is allocated to evalı address of the second operand. Figure 2-7 illustrates the memory indirect with postmode.

| BR | Xn | bd | od | IMP Addressing Mode | Operand Addressing M |
| :---: | :---: | :---: | :---: | :--- | :--- |
| S | A | S | S | - |  |
| S | A | S | A | - |  |
| S | A | A | S | Absolute Addressing Mode | - |
| S | A | A | A | Absolute Addressing Mode | Memory Pointer with Variable Ind <br> Data Operand |
| An | A | S | S | Address Register Indirect | Memory Pointer with Constant anc <br> Index to Data Operand |
| An | A | S | A | Address Register Indirect | Memory Pointer with Variable Ind <br> Data Operand |
| An | A | A | S | Address Register Indirect with <br> Constant Index | Memory Pointer with Constant anc <br> Index to Data Operand |
| An | A | A | A | Address Register Indirect with <br> Constant Index | Memory Pointer with Variable Ind <br> Data Operand |
| PC | A | S | S | PC Relative | Memory Pointer with Constant anc <br> Index to Data Operand |
| PC | A | S | A | PC Relative | Memory Pointer with Variable Ind <br> Data Operand |
| PC | A | A | S | PC Relative with Constant Index | Memory Pointer with Constant anc <br> Index to Data Operand |
| PC | A | A | A | PC Relative with Constant Index | Memory Pointer with Variable Ind <br> Data Operand |

NOTE: S indicates suppressed and $A$ indicates active.


Figure 2-7. Memory Indirect with Postindex
2.5.2.3 MEMORY INDIRECT WITH INDEX SUPPRESSED. The Xn is suppresse 2-8 illustrates the memory indirect with index suppressed mode.

| BR | Xn | bd | od | IMP Addressing Mode | Operand Addressing I |
| :---: | :---: | :---: | :---: | :--- | :--- |
| S | S | S | S | - |  |
| S | S | S | A | - | - |
| S | S | A | S | Absolute Addressing Mode | Memory Pointer Directly to Data |\(\left|\begin{array}{l}Memory Pointer as Base with Di <br>


to Data Operand\end{array}\right|\)| Memory Pointer Directly to Data |
| :--- |

NOTE: S indicates suppressed and A indicates active.


Figure 2-8. Memory Indirect with Index Suppress

Address register seven (A7) is the system stack pointer. Either the user stack pointe the interrupt stack pointer (ISP), or the master stack pointer (MSP) is active at any c Refer to Section 1 Introduction for details on these stack pointers. To keep dat system stack aligned for maximum efficiency, the active stack pointer is autor decremented or incremented by two for all byte-size operands moved to or from th In long-word-organized memory, aligning the stack pointer on a long-word significantly increases the efficiency of stacking exception frames, subroutine c returns, and other stacking operations.

The user can implement stacks with the address register indirect with postincrem predecrement addressing modes. With an address register the user can implemen that fills either from high memory to low memory or from low memory to high Important consideration are:

- Use the predecrement mode to decrement the register before using its content pointer to the stack.
- Use the postincrement mode to increment the register after using its contents pointer to the stack.
- Maintain the stack pointer correctly when byte, word, and long-word items mix stacks.

To implement stack growth from high memory to low memory, use -(An) to push dat stack and (An) + to pull data from the stack. For this type of stack, after either a p pull operation, the address register points to the top item on the stack.



### 2.6.2 Queues

The user can implement queues, groups of information waiting to be processed address register indirect with postincrement or predecrement addressing modes pair of address registers, the user implements a queue that fills either from high m low memory or from low memory to high memory. Two registers are used bec queues get pushed from one end and pulled from the other. One address registel the put pointer; the other register the get pointer. To implement growth of the queue memory to high memory, use the put address register to put data into the queue a address register to get data from the queue.

After a put operation, the put address register points to the next available spa queue; the unchanged get address register points to the next item to be removec queue. After a get operation, the get address register points to the next item to be from the queue; the unchanged put address register points to the next available sp queue. .


To implement the queue as a circular buffer, the relevant address register should be and adjusted. If necessary, do this before performing the put or get operation. St the buffer length (in bytes) from the register adjusts the address register. To ir growth of the queue from high memory to low memory, use the put address regist to put data into the queue and get address register indirect to get data from the $q$


To implement the queue as a circular buffer, the get or put operation should be pe first. Then the relevant address register should be checked and adjusted, if ne Adding the buffer length (in bytes) to the address register contents adjusts the register.

## INSTRUCTION SET SUMMARY

This section briefly describes the M68000 family instruction set, using Motorola,s language syntax and notation. It includes instruction set details such as notation ar selected instruction examples, and an integer condition code discussion. Th concludes with a discussion of floating-point details such as computational conditional test definitions, an explanation of the operation table, and a discussior numbers (NANs) and postprocessing.

### 3.1 INSTRUCTION SUMMARY

Instructions form a set of tools that perform the following types of operations:

| Data Movement | Program Control |
| :--- | :--- |
| Integer Arithmetic | System Control |
| Logical Operations | Cache Maintenance |
| Shift and Rotate Operations | Multiprocessor Communications |
| Bit Manipulation | Memory Management |
| Bit Field Manipulation | Floating-Point Arithmetic |
| Binary-Coded Decimal Arithmetic |  |

The following paragraphs describe in detail the instruction for each type of operat 3-1 lists the notations used throughout this manual. In the operand syntax stateme instruction definitions, the operand on the right is the destination operand.

| $\div$ | Arithmetic division or conjunction symbol. |
| :---: | :---: |
| $\sim$ | Invert; operand is logically complemented. |
| $\Lambda$ | Logical AND |
| V | Logical OR |
| $\oplus$ | Logical exclusive OR |
| $\rightarrow$ | Source operand is moved to destination operand. |
| $\leftarrow \rightarrow$ | Two operands are exchanged. |
| <op> | Any double-operand operation. |
| <operand>tested | Operand is compared to zero and the condition codes are set appropriately. |
| sign-extended | All bits of the upper portion are made equal to the high-order bit of the lower portion. |
| Other Operations |  |
| TRAP | Equivalent to Format $\div$ Offset Word $\rightarrow$ (SSP); SSP - $2 \rightarrow$ SSP; PC $\rightarrow$ (SSP); SSP - $4 \rightarrow$ $\rightarrow$ (SSP); SSP - $2 \rightarrow$ SSP; (Vector) $\rightarrow$ PC |
| STOP | Enter the stopped state, waiting for interrupts. |
| <operand> ${ }_{10}$ | The operand is BCD; operations are performed in decimal. |
| If <condition> then <operations> else <operations> | Test the condition. If true, the operations after "then"are performed. If the condition is fals optional "else"clause is present, the operations after "else"are performed. If the conditic and else is omitted, the instruction performs no operation. Refer to the Bcc instruction d as an example. |
| Register Specifications |  |
| An | Any Address Register n (example: A3 is address register 3) |
| Ax, Ay | Source and destination address registers, respectively. |
| Dc | Data register D7-D0, used during compare. |
| Dh, DI | Data register's high- or low-order 32 bits of product. |
| Dn | Any Data Register n (example: D5 is data register 5) |
| Dr, Dq | Data register's remainder or quotient of divide. |
| Du | Data register D7-D0, used during update. |
| Dx, Dy | Source and destination data registers, respectively. |
| MRn | Any Memory Register n . |
| Rn | Any Address or Data Register |
| Rx, Ry | Any source and destination registers, respectively. |
| Xn | Index Register |


| B, W, L | Specifies a signed integer data type (twos complement) of byte, word, or long word. |
| :---: | :---: |
| D | Double-precision real data format (64 bits). |
| k | A twos complement signed integer (-64 to +17) specifying a number's format to be st packed decimal format. |
| P | Packed BCD real data format (96 bits, 12 bytes). |
| S | Single-precision real data format (32 bits). |
| X | Extended-precision real data format ( 96 bits, 16 bits unused). |
| - inf | Negative Infinity |
| Subfields and Qualifiers |  |
| \#<xxx> or \#<data> | Immediate data following the instruction word(s). |
| () | Identifies an indirect address in a register. |
| [] | Identifies an indirect address in memory. |
| bd | Base Displacement |
| ccc | Index into the MC68881/MC68882 Constant ROM |
| $\mathrm{d}_{\mathrm{n}}$ | Displacement Value, n Bits Wide (example: $\mathrm{d}_{16}$ is a 16-bit displacement). |
| LSB | Least Significant Bit |
| LSW | Least Significant Word |
| MSB | Most Significant Bit |
| MSW | Most Significant Word |
| od | Outer Displacement |
| SCALE | A scale factor (1, 2, 4, or 8 for no-word, word, long-word, or quad-word scaling, respe |
| SIZE | The index register's size (W for word, L for long word). |
| \{offset:width\} | Bit field selection. |
| Register Names |  |
| CCR | Condition Code Register (lower byte of status register) |
| DFC | Destination Function Code Register |
| FPcr | Any Floating-Point System Control Register (FPCR, FPSR, or FPIAR) |
| FPm, FPn | Any Floating-Point Data Register specified as the source or destination, respectively. |
| IC, DC, IC/DC | Instruction, Data, or Both Caches |
| MMUSR | MMU Status Register |
| PC | Program Counter |
| Rc | Any Non Floating-Point Control Register |
| SFC | Source Function Code Register |
| SR | Status Register |


| FC | Function Code |
| :---: | :--- |
| N | Negative Bit in CCR |
| U | Undefined, Reserved for Motorola Use. |
| V | Overflow Bit in CCR |
| X | Extend Bit in CCR |
| Z | Zero Bit in CCR |
| - | Not Affected or Applicable. |
| SSP |  |
| MSP | Supervisor/Interrupt Stack Pointer Pointers |
| SP | Supervisor/Master Stack Pointer |
| SSP | Supervisor (Master or Interrupt) Stack Pointer |
| USP | User Stack Pointer |
|  |  |
| <ea> | Effective Address |
| <abel> | Assemble Program Label |
| <list> | List of registers, for example D3-D0. |
| LB | Lower Bound |
| m | Bit m of an Operand |
| m-n | Bits m through n of Operand |
| UB | Upper Bound |

and ensure that only valid address manipulations are executed. In addition to th MOVE instructions, there are several special data movement instructions: MOVEM, MOVEP, MOVEQ, EXG, LEA, PEA, LINK, and UNLK. The MOVE16 ins an MC68040 extension to the M68000 instruction set.

The FMOVE instructions move operands into, out of, and between floating-p registers. FMOVE also moves operands to and from the floating-point contro (FPCR), floating-point status register (FPSR), and floating-point instruction addres (FPIAR). For operands moved into a floating-point data register, FSMOVE and explicitly select single- and double-precision rounding of the result, respectively. moves any combination of either floating-point data registers or floating-poir registers. Table 3-2 lists the general format of these integer and floating-p movement instructions.

|  | FPm, <ea> <br> <ea>,FPcr <br> FPcr, <ea> | B, W, L, S, D, X, P <br> 32 |  |
| :---: | :---: | :---: | :--- |
|  | 32 | X | Source $\rightarrow$ Destination; round destination to sing |
|  | FPm,FPn | B, W, L, S, D, X |  |
| FDMOVE | double precision. |  |  |

NOTE: A register list includes any combination of the eight floating-point data registers or any combination o three control registers (FPCR, FPSR, and FPIAR). If a register list mask resides in a data register, or floating-point data registers may be specified.

### 3.1.2 Integer Arithmetic Instructions

The integer arithmetic operations include four basic operations: ADD, SUB, MUL, They also include CMP, CMPM, CMP2, CLR, and NEG. The instruction set includ CMP, and SUB instructions for both address and data operations with all operand si: for data operations. Address operands consist of 16 or 32 bits. The CLR a instructions apply to all sizes of data operands. Signed and unsigned MUL instructions include:

- Word multiply to produce a long-word product.
- Long-word multiply to produce a long-word or quad-word product.
- Long word divided by a word divisor (word quotient and word remainder).
- Long word or quad word divided by a long-word divisor (long-word quotient an word remainder).

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ADD } \\ & \text { ADDA } \end{aligned}$ | $\begin{aligned} & \text { Dn,<ea> } \\ & \text { <ea>,Dn } \\ & \text { <ea>,An } \end{aligned}$ | $\begin{gathered} 8,16,32 \\ 8,16,32 \\ 16,32 \end{gathered}$ | Source + Destination $\rightarrow$ Destination |
| $\begin{gathered} \text { ADDI } \\ \text { ADDQ } \end{gathered}$ | \#<data>,<ea> <br> \#<data>,<ea> | $\begin{aligned} & 8,16,32 \\ & 8,16,32 \end{aligned}$ | Immediate Data + Destination $\rightarrow$ Destinati |
| ADDX | $\begin{gathered} \mathrm{Dn}, \mathrm{Dn} \\ -(\mathrm{An}),-(\mathrm{An}) \end{gathered}$ | $\begin{aligned} & 8,16,32 \\ & 8,16,32 \end{aligned}$ | Source + Destination $+\mathrm{X} \rightarrow$ Destination |
| CLR | <ea> | 8, 16, 32 | $0 \rightarrow$ Destination |
| $\begin{gathered} \text { CMP } \\ \text { CMPA } \end{gathered}$ | $\begin{aligned} & \text { <ea>,Dn } \\ & \text { <ea>,An } \end{aligned}$ | $\begin{gathered} 8,16,32 \\ 16,32 \end{gathered}$ | Destination - Source |
| CMPI | \#<data>,<ea> | 8, 16, 32 | Destination - Immediate Data |
| CMPM | (An)+,(An)+ | 8, 16, 32 | Destination - Source |
| CMP2 | <ea>,Rn | 8, 16, 32 | Lower Bound $\rightarrow$ Rn $\rightarrow$ Upper Bound |
| DIVS/DIVU <br> DIVSL/DIVUL | $\begin{gathered} <e a>, \mathrm{Dn} \\ <e \mathrm{ea}>, \mathrm{Dr}-\mathrm{Dq} \\ <\mathrm{ea}>, \mathrm{Dq} \\ <e \mathrm{e}>, \mathrm{Dr}-\mathrm{Dq} \end{gathered}$ | $\begin{gathered} 32 \div 16 \rightarrow 16,16 \\ 64 \div 32 \rightarrow 32,32 \\ 32 \div 32 \rightarrow 32 \\ 32 \div 32 \rightarrow 32,32 \end{gathered}$ | Destination $\div$ Source $\rightarrow$ Destination (Signed or Unsigned Quotient, Remainder |
| $\begin{gathered} \text { EXT } \\ \text { EXTB } \end{gathered}$ | $\begin{aligned} & \text { Dn } \\ & \text { Dn } \\ & \text { Dn } \end{aligned}$ | $\begin{aligned} 8 & \rightarrow 16 \\ 16 & \rightarrow 32 \\ 8 & \rightarrow 32 \end{aligned}$ | Sign-Extended Destination $\rightarrow$ Destination |
| MULS/MULU | $\begin{gathered} \text { <ea>,Dn } \\ <e a>, D I \\ <e a>, D h-D I \end{gathered}$ | $\begin{aligned} & 16 \times 16 \rightarrow 32 \\ & 32 \times 32 \rightarrow 32 \\ & 32 \times 32 \rightarrow 64 \end{aligned}$ | Source x Destination $\rightarrow$ Destination (Signed or Unsigned) |
| NEG | <ea> | 8, 16, 32 | 0 - Destination $\rightarrow$ Destination |
| NEGX | <ea> | 8, 16, 32 | 0 - Destination - X $\rightarrow$ Destination |
| SUB <br> SUBA | <ea>,Dn <br> Dn,<ea> <ea>,An | $\begin{gathered} 8,16,32 \\ 8,16,32 \\ 16,32 \end{gathered}$ | Destination $=$ Source $\rightarrow$ Destination |
| $\begin{aligned} & \hline \text { SUBI } \\ & \text { SUBQ } \end{aligned}$ | \#<data>,<ea> <br> \#<data>,<ea> | $\begin{aligned} & 8,16,32 \\ & 8,16,32 \end{aligned}$ | Destination - Immediate Data $\rightarrow$ Destinati |
| SUBX | $\begin{gathered} \mathrm{Dn}, \mathrm{Dn} \\ -(\mathrm{An}),-(\mathrm{An}) \end{gathered}$ | $\begin{aligned} & 8,16,32 \\ & 8,16,32 \end{aligned}$ | Destination - Source - X $\rightarrow$ Destination |

Table 3-4. Logical Operation Format

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :--- |
| AND | <ea>,Dn | $8,16,32$ | Source $\Lambda$ Destination $\rightarrow$ Destination |
|  | Dn,<ea> | $8,16,32$ |  |
| ANDI | \#<data>,<ea> | $8,16,32$ | Immediate Data $\Lambda$ Destination $\rightarrow$ Destination |
| EOR | Dn,<ea> | $8,16,32$ | Source $\oplus$ Destination $\rightarrow$ Destination |
| EORI | \#<data>,<ea> | $8,16,32$ | Immediate Data $\oplus$ Destination $\rightarrow$ Destination |
| NOT | <ea> | $8,16,32$ | $\sim$ Destination $\rightarrow$ Destination |
| OR | <ea>,Dn | $8,16,32$ | Source V Destination $\rightarrow$ Destination |
|  | Dn,<ea> |  |  |
| ORI | \#<data>,<ea> | $8,16,32$ | Immediate Data V Destination $\rightarrow$ Destination |

### 3.1.4 Shift and Rotate Instructions

The ASR, ASL, LSR, and LSL instructions provide shift operations in both directic ROR, ROL, ROXR, and ROXL instructions perform rotate (circular shift) operatic and without the CCR extend bit (X-bit). All shift and rotate operations can be perfo either registers or memory.

Register shift and rotate operations shift all operand sizes. The shift count can be s in the instruction operation word (to shift from 1-8 places) or in a register (modulc count).

Memory shift and rotate operations shift word operands one bit position only. Th instruction exchanges the 16-bit halves of a register. Fast byte swapping is possible the ROR and ROL instructions with a shift count of eight, enhancing the performan shift/rotate instructions. Table 3-5 is a summary of the shift and rotate operations. $3-5, C$ and $X$ refer to the $C$-bit and $X$ - bit in the CCR.


NOTE: X indicates the extend bit and C the carry bit in the CCR.

Table 3-6. Bit Manipulation Operation Format

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :---: |
| BCHG | $\begin{gathered} \text { Dn,<ea> } \\ \#<\text { data>,<ea> } \end{gathered}$ | $\begin{aligned} & 8,32 \\ & 8,32 \end{aligned}$ | $\sim$ (<Bit Number> of Destination) $\rightarrow \mathrm{Z} \rightarrow$ Bit of Destination |
| BCLR | $\begin{gathered} \text { Dn,<ea> } \\ \text { <data>,<ea> } \end{gathered}$ | $\begin{aligned} & 8,32 \\ & 8,32 \end{aligned}$ | $\sim$ (<Bit Number> of Destination) $\rightarrow$ Z; $0 \rightarrow$ Bit of Destination |
| BSET | $\begin{gathered} \text { Dn,<ea> } \\ \text { \#<data>,<ea> } \end{gathered}$ | $\begin{aligned} & 8,32 \\ & 8,32 \end{aligned}$ | $\sim$ (<Bit Number> of Destination) $\rightarrow$ Z; $1 \rightarrow$ Bit of Destination |
| BTST | $\begin{gathered} \text { Dn,<ea> } \\ \text { \#<data>,<ea> } \end{gathered}$ | $\begin{aligned} & 8,32 \\ & 8,32 \end{aligned}$ | $\sim$ (<Bit Number> of Destination) $\rightarrow$ Z |

### 3.1.6 Bit Field Instructions

The M68000 family architecture supports variable-length bit field operations on fiel to 32 bits. The BFINS instruction inserts a value into a bit field. BFEXTU and E extract a value from the field. BFFFO finds the first set bit in a bit field. Also inclu instructions analogous to the bit manipulation operations: BFTST, BFSET, BFC BFCHG. Table 3-7 summarizes bit field operations.

Table 3-7. Bit Field Operation Format

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :--- |
| BFCHG | <ea> \{offset:width\} | $1-32$ | $\sim$ Field $\rightarrow$ Field |
| BFCLR | <ea> \{offset:width\} | $1-32$ | 0's $\rightarrow$ Field |
| BFEXTS | <ea> \{offset:width\}, Dn | $1-32$ | Field $\rightarrow$ Dn; Sign-Extended |
| BFEXTU | $<e a>\{$ offset:width\}, Dn | $1-32$ | Field $\rightarrow$ Dn; Zero-Extended |
| BFFFO | <ea> \{offset:width\}, Dn | $1-32$ | Scan for First Bit Set in Field; Offset $\rightarrow$ Dr |
| BFINS | Dn,<ea> \{offset:width\} | $1-32$ | Dn $\rightarrow$ Field |
| BFSET | $<e a>\{o f f s e t: w i d t h\} ~$ | $1-32$ | $1 ' s \rightarrow$ Field |
| BFTST | $<e a>\{o f f s e t: w i d t h\}$ | $1-32$ | Field MSB $\rightarrow$ N; ~ (OR of All Bits in Field) |

NOTE: All bit field instructions set the CCR $N$ and $Z$ bits as shown for BFTST before performing the specified

Table 3-8 X refers to the X-bit in the CCR.

Table 3-8. Binary-Coded Decimal Operation Format

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :---: |
| ABCD | $\begin{gathered} \mathrm{Dn}, \mathrm{Dn} \\ -(\mathrm{An}),-(\mathrm{An}) \end{gathered}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | Source $_{10}+$ Destination $_{10}+\mathrm{X} \rightarrow$ Destination |
| NBCD | <ea> | 8 | 0 - Destination $10-X \rightarrow$ Destination |
| PACK | $-(\mathrm{An}),-(\mathrm{An}) \text { \#<data> }$ Dn,Dn,\#<data> | $\begin{aligned} & 16 \rightarrow 8 \\ & 16 \rightarrow 8 \end{aligned}$ | Unpackaged Source + Immediate Data $\rightarrow$ Packec Destination |
| SBCD | $\begin{gathered} \mathrm{Dn}, \mathrm{Dn} \\ -(\mathrm{An}),-(\mathrm{An}) \end{gathered}$ | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | Destination $_{10}$ - Source $_{10}$ - $\mathrm{X} \rightarrow$ Destination |
| UNPK | $\begin{gathered} -(\mathrm{An}),-(\mathrm{An}) \text { \#<data> } \\ \text { Dn,Dn,\#<data> } \end{gathered}$ | $\begin{aligned} & 8 \rightarrow 16 \\ & 8 \rightarrow 16 \end{aligned}$ | Packed Source $\rightarrow$ Unpacked Source Unpacked Source + Immediate Data $\rightarrow$ Unpacked Destination |

### 3.1.8 Program Control Instructions

A set of subroutine call and return instructions and conditional and uncondition instructions perform program control operations. Also included are test operand in: (TST and FTST), which set the integer or floating-point condition codes for use program and system control instructions. NOP forces synchronization of the pipelines. Table 3-9 summarizes these instructions.

|  |  |  | If Dn $\rightarrow-1$, Then PC $+\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC}$ |
| :---: | :---: | :---: | :---: |
| Scc, FScc | <ea> | 8 | If Condition True, Then 1's $\rightarrow$ Destination; Else 0's $\rightarrow$ Destination |
| Unconditional |  |  |  |
| BRA | <label> | 8, 16, 32 | $\mathrm{PC}+\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC}$ |
| BSR | <label> | 8, 16, 32 | SP - $4 \rightarrow$ SP; PC $\rightarrow$ (SP); PC + $\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC}$ |
| JMP | <ea> | none | Destination $\rightarrow$ PC |
| JSR | <ea> | none | SP - $4 \rightarrow$ SP; PC $\rightarrow$ (SP); Destination $\rightarrow$ PC |
| NOP | none | none | PC + $2 \rightarrow$ PC (Integer Pipeline Synchronized) |
| FNOP | none | none | PC + 4 $\rightarrow$ PC (FPU Pipeline Synchronized) |
| Returns |  |  |  |
| RTD | \#<data> | 16 | $(S P) \rightarrow P C ; S P+4+d_{n} \rightarrow$ SP |
| RTR | none | none | $(\mathrm{SP}) \rightarrow \mathrm{CCR} ; \mathrm{SP}+2 \rightarrow \mathrm{SP} ;(\mathrm{SP}) \rightarrow \mathrm{PC} ; \mathrm{SP}+4-$ |
| RTS | none | none | $(\mathrm{SP}) \rightarrow \mathrm{PC}$; SP + $4 \rightarrow$ SP |
| Test Operand |  |  |  |
| TST | <ea> | 8, 16, 32 | Set Integer Condition Codes |
| FTST | $\begin{aligned} & \text { <ea> } \\ & \text { FPn } \end{aligned}$ | $\begin{gathered} \mathrm{B}, \mathrm{~W}, \mathrm{~L}, \mathrm{~S}, \mathrm{D}, \mathrm{X}, \mathrm{P} \\ \mathrm{X} \end{gathered}$ | Set Floating-Point Condition Codes |

Letters cc in the integer instruction mnemonics Bcc, DBcc, and Scc specify testing one of the following conditi

CC-Carry clear GE-Greater than or equal
LS-Lower or same
PL—Plus
CS—Carry set
GT-Greater than
LT-Less than
T-Always true*
EQ-Equal
HI-Higher
MI—Minus
F—Never true*
VC—Overflow clear
LE-Less than or equal
NE—Not equal
*Not applicable to the Bcc instructions.

### 3.1.9 System Control Instructions

Privileged and trapping instructions as well as instructions that use or modify t provide system control operations. FSAVE and FRESTORE save and restore the visible portion of the FPU during context switches in a virtual memory or mul system. The conditional trap instructions, which use the same conditional tests corresponding program control instructions, allow an optional 16- or 32-bit im operand to be included as part of the instruction for passing parameters to the o system. These instructions cause the processor to flush the instruction pipe. Ta summarizes these instructions. See 3.2 Integer Unit Condition Code Computation details on condition codes.

| EORI to SR | \#<data>,SR | 16 | Immediate Data $\oplus$ SR $\rightarrow$ SR |
| :---: | :---: | :---: | :--- |
| FRESTORE | <ea> | none | State Frame $\rightarrow$ Internal Floating-Point Registers |
| FSAVE | <ea> | none | Internal Floating-Point Registers $\rightarrow$ State Frame |
| MOVE to SR | <ea>,SR | 16 | Source $\rightarrow$ SR |
| MOVE from SR | SR,<ea> | 16 | SR $\rightarrow$ Destination |
| MOVE USP | USP,An | 32 | USP $\rightarrow$ An |
|  | An,USP | 32 | An $\rightarrow$ USP |
| MOVEC | Rc,Rn <br> Rn,Rc | 32 | Rc $\rightarrow$ Rn |
|  | Rn, $\rightarrow$ Rc |  |  |

## Condition Code Register

| ANDI to SR | \#<data>,CCR | 8 | Immediate Data $\Lambda$ CCR $\rightarrow$ CCR |
| :---: | :---: | :---: | :--- |
| EORI to SR | \#<data>,CCR | 8 | Immediate Data $\oplus$ CCR $\rightarrow$ CCR |
| MOVE to SR | <ea>,CCR | 16 | Source $\rightarrow$ CCR |
| MOVE from SR | CCR,<ea> | 16 | CCR $\rightarrow$ Destination |
| ORI to SR | \#<data>,CCR | 8 | Immediate Data V CCR $\rightarrow$ CCR |

Letters cc in the TRAPcc and FTRAPcc specify testing for a condition.

## Table 3-11. Cache Control Operation Format

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :--- |
| CINVL | caches,(An) | none | Invalidate cache line |
| CINVP | caches, (An) | none | Invalidate cache page |
| CINVA | caches | none | Invalidate entire cache |
| CPUSHL | caches,(An) | none | Push selected dirty data cache lines, then |
| CPUSHP | caches,(An) | none | invalidate selected cache lines |
| CPUSHA | caches | none |  |

### 3.1.11 Multiprocessor Instructions

The TAS, CAS, and CAS2 instructions coordinate the operations of proce, multiprocessing systems. These instructions use read- modify-write bus cycles to uninterrupted updating of memory. Coprocessor instructions control the copi operations. Table 3-12 summarizes these instructions.

Table 3-12. Multiprocessor Operations

| Instruction | Operand Syntax | Operand Size | Operation |
| :---: | :---: | :---: | :---: |
| Read-Write-Modify |  |  |  |
| CAS | Dc,Du,<ea> | 8, 16, 32 | Destination - Dc $\rightarrow$ CC <br> If $Z$, Then Du $\rightarrow$ Destination <br> Else Destination $\rightarrow$ Dc |
| CAS2 | $\begin{gathered} \text { Dc1-Dc2, Du1-Du2, } \\ (R n)-(R n) \end{gathered}$ | 16, 32 | Dual Operand CAS |
| TAS | <ea> | 8 | Destination - 0; Set Condition Codes; $1 \rightarrow$ Destination [7] |
| Coprocessor |  |  |  |
| cpBcc | <label> | 16, 32 | If cpcc True, Then PC $+\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC}$ |
| cpDBcc | <label>,Dn | 16 | If cpcc False, Then Dn $-1 \rightarrow$ Dn If $\mathrm{Dn} \neq-1$, Then $\mathrm{PC}+\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC}$ |
| cpGEN | User Defined | User Defined | Operand $\rightarrow$ Coprocessor |
| cpRESTORE | <ea> | none | Restore Coprocessor State from <ea> |
| cpSAVE | <ea> | none | Save Coprocessor State at <ea> |
| cpScc | <ea> | 8 | If cpcc True, Then 1's $\rightarrow$ Destination; Else 0's $\rightarrow$ Destination |
| cpTRAPcc | $\begin{gathered} \text { none } \\ \text { \#<data> } \end{gathered}$ | $\begin{gathered} \hline \text { none } \\ 16,32 \end{gathered}$ | If cpcc True, Then TRAPcc Exception |

Table 3-13. MMU Operation Format

| Instruction | Processor | Operand <br> Syntax | Operand <br> Size | Operation |
| :---: | :---: | :---: | :---: | :--- |
| PBcc | MC68851 | <label> | none | Branch on PMMU Condition |
| PDBcc | MC68851 | Dn,<la- <br> bel> | none | Test, Decrement, and Branch |
| PFLUSHA | MC68030 <br> MC68040 <br> MC68851 | none | none | Invalidate All ATC Entries |
| PFLUSH | MC68040 | (An) | none | Invalidate ATC Entries at Effective Address |
| PFLUSHN | MC68040 | (An) | none | Invalidate Nonglobal ATC Entries at Effective Addres |
| PFLUSHAN | MC68040 | none | none | Invalidate All Nonglobal ATC Entries |
| PFLUSHS | MC68851 | none | none | Invalidate All Shared/Global ATC Entries |
| PFLUSHR | MC68851 | <ea> | none | Invalidate ATC and RPT Entries |
| PLOAD | MC68030 <br> MC68851 | FC,<ea> | none | Load an Entry into the ATC |
| PMOVE | MC68030 | MRn,<ea> <br> <ea>,MRn | $8,16,32,64$ | Move to/from MMU Registers |
| MC68851 | RRSTORE | MC68851 | <ea> | none |
| PSAME | MC68851 | <ea> | none | PMMU Save Function |
| PScc | MC68851 | <ea> | 8 | Set on PMMU Condition |
| PTEST | MC68030 <br> MC68040 <br> MC68851 | (An) | none | Information About Logical Address $\rightarrow$ MMU Status R |
| PTRAPcc | MC68851 | \#<data> | 16,32 | Trap on PMMU Condition |

### 3.1.13 Floating-Point Arithmetic Instructions

The following paragraphs describe the floating-point instructions, organized categories of operation: dyadic (requiring two operands) and monadic (requ operand).

The dyadic floating-point instructions provide several arithmetic functions that re input operands, such as add and subtract. For these operations, the first operar located in memory, an integer data register, or a floating-point data register. Th operand is always located in a floating-point data register. The results of the opera in the register specified as the second operand. All FPU operations support all data Results are rounded to either extended-, single-, or double-precision format. T: gives the general format of dyadic instructions, and Table 3-15 lists the available op

NOTE: < dop > is any one of the dyadic operation specifiers.
Table 3-15. Dyadic Floating-Point Operations

| Instruction | Operation |
| :--- | :--- |
| FADD, FSADD, FDADD | Add |
| FCMP | Compare |
| FDIV, FSDIV, FDDIV | Divide |
| FMOD | Modulo Remainder |
| FMUL, FSMUL, FDMUL | Multiply |
| FREM | IEEE Remainder |
| FSCALE | Scale Exponent |
| FSUB, FSSUB, FDSUB | Subtract |
| FSGLDIV, FSGLMUL | Single-Precision Divide, Multiply |

The monadic floating-point instructions provide several arithmetic functions requir one input operand. Unlike the integer counterparts to these functions (e.g., NEG < source and a destination can be specified. The operation is performed on the operand and the result is stored in the destination, which is always a floating-pc register. When the source is not a floating-point data register, all data formats are su The data format is always extended precision for register-to-register operations. Ta lists the general format of these instructions, and Table 3-17 lists the available ope

Table 3-16. Monadic Floating-Point Operation Format

| Instruction | Operand <br> Syntax | Operand <br> Format | Operation |
| :---: | :---: | :---: | :---: |
| F<mop> | $<e a>$, FPn | B, W, L, S, D, X, P | Source $\rightarrow$ Function $\rightarrow$ FPn |
|  | FPm,FPn | X |  |
|  | FPn | X | FPn $\rightarrow$ Function $\rightarrow$ FPn |

NOTE: < mop > is any one of the monadic operation specifiers.

| FASIN | Arc Sine |
| :---: | :--- |
| FATAN | Hyperbolic Art Tangent |
| FCOS | Cosine |
| FCOSH | Hyperbolic Cosine |
| FETOX | $\mathrm{e}^{\mathrm{x}}$ |
| FETOXM1 | $\mathrm{e}^{\mathrm{x}-1}$ |
| FGETEXP | Extract Exponent |
| FGETMAN | Extract Mantissa |
| FINT | Extract Integer Part |
| FINTRZ | Extract Integer Part, Rounded-to-Zero |


| FLOG10 | $\log _{10}(\mathrm{x})$ |
| :---: | :--- |
| FLOG2 | $\log _{2}(\mathrm{x})$ |
| FNEG | Negate |
| FSIN | Sine |
| FSINH | Hyperbolic Sine |
| FSQRT | Square Root |
| FTAN | Tangent |
| FTANH | Hyperbolic Tangent |
| FTENTOX | $10^{\mathrm{x}}$ |
| FTWOTOX | $2^{\mathrm{x}}$ |

### 3.2 INTEGER UNIT CONDITION CODE COMPUTATION

Many integer instructions affect the CCR to indicate the instruction,s results. Pro system control instructions also use certain combinations of these bits to control and system flow. The condition codes meet consistency criteria across instructio and instances. They also meet the criteria of meaningful results, where no chans unless it provides useful information. Refer to Section 1 Introduction for details cc the CCR.

Table 3-18 lists the integer condition code computations for instructions and Table the condition names, encodings, and tests for the conditional branch and set ins The test associated with each condition is a logical formula using the current sta condition codes. If this formula evaluates to one, the condition is true. If the evaluates to zero, the condition is false. For example, the T condition is always tru EQ condition is true only if the Z-bit condition code is currently true.

|  |  |  |  |  | C = Sm $\Lambda \mathrm{Dm} \mathrm{V} \overline{\mathrm{Rm}} \Lambda \mathrm{Dm} \mathrm{V} \operatorname{Sm} \Lambda \overline{\mathrm{R}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |


| ROL $(\mathrm{r}=0)$ | - | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| ASR, LSR, ROXR | ${ }^{*}$ | ${ }^{*}$ | ${ }^{*}$ | 0 | $?$ | $\mathrm{C}=\mathrm{Dr}-1$ |
| ASR, LSR $(\mathrm{r}=0)$ | - | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 |  |
| ROXR $(\mathrm{r}=0)$ | - | ${ }^{*}$ | ${ }^{*}$ | 0 | $?$ | $\mathrm{X}=\mathrm{C}$ |
| ROR | - | ${ }^{*}$ | ${ }^{*}$ | 0 | $?$ | $\mathrm{C}=\mathrm{Dr}-1$ |
| ROR $(\mathrm{r}=0)$ | - | ${ }^{*}$ | ${ }^{*}$ | 0 | 0 |  |

? = Other—See Special Definition
$\mathrm{N}=$ Result Operand (MSB)
$Z=\overline{\mathrm{Rm}} \Lambda \ldots \Lambda \overline{\mathrm{RO}}$
Sm = Source Operand (MSB)
Dm = Destination Operand (MSB)

Rm = Result Operand (MSB)
$\overline{\mathrm{Rm}}=$ Not Result Operand (MSB)
R = Register Tested
$r=$ Shift Count

Table 3-19. Conditional Tests

| Mnemonic | Condition | Encoding | Test |
| :---: | :---: | :---: | :---: |
| T* | True | 0000 | 1 |
| $F^{*}$ | False | 0001 | 0 |
| HI | High | 0010 | $\overline{\mathrm{c}} \Lambda \overline{\mathrm{Z}}$ |
| LS | Low or Same | 0011 | CVZ |
| $\mathrm{CC}(\mathrm{HI})$ | Carry Clear | 0100 | C |
| CS(LO) | Carry Set | 0101 | C |
| NE | Not Equal | 0110 | Z |
| EQ | Equal | 0111 | z |
| vc | Overflow Clear | 1000 | V |
| vs | Overflow Set | 1001 | V |
| PL | Plus | 1010 | N |
| MI | Minus | 1011 | N |
| GE | Greater or Equal | 1100 | $N \Lambda V V \bar{N} \Lambda \bar{\nabla}$ |
| LT | Less Than | 1101 | $N \Lambda \bar{\nabla} \bar{N} \Lambda V$ |
| GT | Greater Than | 1110 | $N \Lambda V \Lambda \bar{Z} V \bar{N} \Lambda \bar{\nabla} \Lambda \bar{Z}$ |
| LE | Less or Equal | 1111 | ZVN $\mathrm{V}^{\text {V }} \overline{\mathrm{N}} \Lambda \mathrm{V}$ |

NOTES:
$\overline{\mathrm{N}}=$ Logical Not N
$\bar{V}=$ Logical Not V
$\bar{Z}=$ Logical Not Z
*Not available for the Bcc instruction.

Ine CAS instruction compares the value in a memory location with the value ir register, and copies a second data register into the memory location if the compare are equal. This provides a means of updating system counters, history informat globally shared pointers. The instruction uses an indivisible read-modify-write cyc CAS reads the memory location, no other instruction can change that location bef has written the new value. This provides security in single-processor syst multitasking environments, and in multiprocessor environments. In a single-pr system, the operation is protected from instructions of an interrupt routine. In a mul environment, no other task can interfere with writing the new value of a system var a multiprocessor environment, the other processors must wait until the CAS in: completes before accessing a global pointer.

### 3.3.2 Using the Moves Instruction

This instruction moves the byte, word, or long-word operand from the specified register to a location within the address space specified by the destination functi (DFC) register. It also moves the byte, word, or long-word operand from a location $u$ address space specified by the source function code (SFC) register to the specified register.

### 2.3.3 Nested Subroutine Calls

The LINK instruction pushes an address onto the stack, saves the stack address the address is stored, and reserves an area of the stack. Using this instruction in a subroutine calls results in a linked list of stack frames.

The UNLK instruction removes a stack frame from the end of the list by loading an into the stack pointer and pulling the value at that address from the stack. When the of the instruction is the address of the link address at the bottom of a stack frame, $t$ is to remove the stack frame from the stack and from the linked list.

### 3.3.4 Bit Field Instructions

One of the data types provided by the MC68030 is the bit field, consisting of as ma consecutive bits. An offset from an effective address and a width value defines a The offset is a value in the range of -231 through $231-1$ from the most significar 7) at the effective address. The width is a positive number, 1 through 32. The most si bit of a bit field is bit 0 . The bits number in a direction opposite to the bits of an inte

The instruction set includes eight instructions that have bit field operands. The inser (BFINS) instruction inserts a bit field stored in a register into a bit field. The extrac signed (BFEXTS) instruction loads a bit field into the least significant bits of a regi
settıng the condition codes accordingly. The test bit tield (BFIST) instruction tests in the field, setting the condition codes appropriately without altering the bit field first one in bit field (BFFFO) instruction scans a bit field from bit 0 to the right unti bit set to one and loads the bit offset of the first set bit into the specified data regi bits in the field are set, the field offset and the field width is loaded into the registe

An important application of bit field instructions is the manipulation of the exponen floating-point number. In the IEEE standard format, the most significant bit is the the mantissa. The exponent value begins at the next most significant bit pos exponent field does not begin on a byte boundary. The extract bit field (BFEXTU) ii and the BFTST instruction are the most useful for this application, but othe instructions can also be used.

Programming of input and output operations to peripherals requires testing, se inserting of bit fields in the control registers of the peripherals. This is another appli bit field instructions. However, control register locations are not memory locations; it is not always possible to insert or extract bit fields of a register without affecting o within the register.

Another widely used application for bit field instructions is bit- mapped graphics. byte boundaries are ignored in these areas of memory, the field definitions used wi instructions are very helpful.

### 3.3.5 Pipeline Synchronization with the Nop Instruction

Although the no operation (NOP) instruction performs no visible operation, it s important purpose. It forces synchronization of the integer unit pipeline by waiti pending bus cycles to complete. All previous integer instructions and floating-poin operand accesses complete execution before the NOP begins. The NOP instruc not synchronize the FPU pipeline-floating- point instructions with floating-poin operand destinations can be executing when the NOP begins. NOP is considered of flow instruction and traps for trace on change of flow. A single- cycle nonsyno operation can be affected with the TRAPF instruction.

### 3.4 FLOATING-POINT INSTRUCTION DETAILS

The following paragraphs describe the operation tables used in the instruction de and the conditional tests that can be used to change program flow based on floa conditions. Details on NANs and floating-point condition codes are also discus IEEE 754 standard specifies that each data format must support add, subtract divide, remainder, square root, integer part, and compare. In addition to these
operand type along the top, and the destination operand type along the side. numbers are normalized, denormalized, unnormalized real numbers, or integers converted to normalized or denormalized extended-precision numbers upon ente FPU.

Table 3-20. Operation Table Example (FADD Instruction)


NOTES:
1.If either operand is a NAN, refer to 1.6.5 NANs for more information.
2. Returns +0.0 in rounding modes RN, RZ, and RP; returns -0.0 in RM.
3.Sets the OPERR bit in the FPSR exception byte.

For example, Table 3-20 illustrates that if both the source and destination oper positive zero, the result is also a positive zero. If the source operand is a positive z the destination operand is an in-range number, then the ADD algorithm is executed the result. If a label such as ADD appears in the table, it indicates that the FPU perf indicated operation and returns the correct result. Since the result of such an ope undefined, a NAN is returned as the result, and the OPERR bit is set in the FPSR E)

In addition to the data types covered in the operation tables for each floati instruction, NANs can also be used as inputs to an arithmetic operation. The o tables do not contain a row and column for NANs because NANs are handled the sa for all operations. If either operand, but not both operands, of an operation is a nons NAN, then that NAN is returned as the result. If both operands are nonsignaling NA the destination operand nonsignaling NAN is returned as the result.

If either operand to an operation is a signaling NAN (SNAN), then the SNAN bit is s FPSR EXC byte. If the SNAN exception enable bit is set in the FPCR ENABLE by the exception is taken and the destination is not modified. If the SNAN exception e is not set, setting the SNAN bit in the operand to a one converts the SNAN to a nons NAN. The operation then continues as described in the preceding paragr nonsignaling NANs.
that the result obtained by any conforming device can be predicted exactly for a precision and rounding mode. The error bound defined by the IEEE 754 standard is unit in the last place of the destination data format in the RN mode, and one unit in in the other rounding modes. The operation's data format must have the same inp rounding mode, and precision. The standard also specifies the maximum allow that can be introduced during a calculation and the manner in which rounding of is performed.

The single- and double-precision formats provide emulation for devices that onl those precisions. The execution speed of all instructions is the same whether usi or double-precision rounding. When using these two data formats, the FPU proc same results as any other device that conforms to the IEEE standard but does no extended precision. The results are the same when performing the same op extended precision and storing the results in single- or double-precision format.

The FPU performs all floating-point internal operations in extended-precision. It mixed-mode arithmetic by converting single- and double-precision operands to precision values before performing the specified operation. The FPU converts al data formats to the extended-precision data format and stores the value in a floa register or uses it as the source operand for an arithmetic operation. The FPU also extended-precision data formats in a floating-point data register to any data fo either stores it in a memory destination or in an integer data register.

Additionally if the external operand is a denormalized number, the number is $n$ before an operation is performed. However, an external denormalized number mo floating-point data register is stored as a denormalized number. The numbe normalized and then denormalized before it is stored in the designated floating-p register. This method simplifies the handling of all other data formats and types.

If an external operand is an unnormalized number, the number is normalized $b$ used in an arithmetic operation. If the external operand is an unnormalized zero (i mantissa of all zeros), the number is converted to a normalized zero before the operation is performed. The regular use of unnormalized inputs not only defeats the of the IEEE 754 standard, but also can produce gross inaccuracies in the results.

Figure 3-1 illustrates the intermediate result format. The intermediate result's expo some dyadic operations (i.e., multiply and divide) can easily overflow or underflou bit exponent of the designation floating-point register. To simplify the overflow and $u$ detection, intermediate results in the FPU maintain a 16-bit (17 bits for the MC68 MC68882), twos complement, integer exponent. Detection of an overflow or u intermediate result always converts the 16-bit exponent into a 15-bit biased exponer being stored in a floating-point data register. The FPU internally maintains th mantissa for rounding purposes. The mantissa is always rounded to 64 bits depending on the selected rounding precision) before it is stored in a floating-po register.


Figure 3-1. Intermediate Result Format
If the destination is a floating-point data register, the result is in the extended- p format and is rounded to the precision specified by the FPSR PREC bits before bein! All mantissa bits beyond the selected precision are zero. If the single- or double-r mode is selected, the exponent value is in the correct range even if it is stored in e) precision format. If the destination is a memory location, the FPSR PREC bits are In this case, a number in the extended-precision format is taken from the source point data register, rounded to the destination format precision, and then written to r

Depending on the selected rounding mode or destination data format in effect, the of the least significant bit of the mantissa and the locations of the guard, round, ar bits in the 67-bit intermediate result mantissa varies. The guard and round bits are calculated exactly. The sticky bit is used to create the illusion of an infinite intermediate result. As the arrow illustrates in Figure 3-1, the sticky bit is the logic all the bits in the infinitely precise result to the right of the round bit. During the ca stage of an arithmetic operation, any non-zero bits generated that are to the rigl round bit set the sticky bit to one. Because of the sticky bit, the rounded intermedia for all required IEEE arithmetic operations in the RN mode is in error by no more half unit in the last place.
accomplished through the intermediate result. Single-precision results are rounde bit boundary; double-precision results are rounded to a 53 -bit boundary; and $\epsilon$ precision results are rounded to a 64-bit boundary. Table 3-21 lists the encoding FPCR that denote the rounding and precision modes.

## Table 3-21. FPCR Encodings

| Rounding Mode <br> (RND Field) | Encoding |  | Rounding Precision <br> (PREC Field) |
| :---: | :---: | :---: | :---: |
| To Nearest (RN) | 0 | 0 | Extend (X) |
| To Zero (RZ) | 0 | 1 | Single (S) |
| To Minus Infinity (RM) | 1 | 0 | Double (D) |
| To Plus Infinity (RP) | 1 | 1 | Undefined |

Rounding the intermediate result's mantissa to the specified precision and checkir bit intermediate exponent to ensure that it is within the representable range of the rounding precision accomplishes range control. Range control is a method used correct emulation of a device that only supports single- or double- precision arithm intermediate result's exponent exceeds the range of the selected precision, the value appropriate for an underflow or overflow is stored as the result in the 16-bit $\epsilon$ precision format exponent. For example, if the data format and rounding mode precision RM and the result of an arithmetic operation overflows the magnitude of $t$ precision format, the largest normalized single-precision value is stored as an $\epsilon$ precision number in the destination floating-point data register (i.e., an unbias exponent of $\$ 00 F F$ and a mantissa of $\$ F F F F F F 0000000000$ ). If an infinity is the ar result for an underflow or overflow, the infinity value for the destination data forma as the result (i.e., an exponent with the maximum value and a mantissa of zero).

Figure 3-2 illustrates the algorithm that the FPU uses to round an intermediate re selected rounding precision and destination data format. If the destination is a floa register, either the selected rounding precision specified by the FPCR PREC statı by the instruction itself determines the rounding boundary. For example, FS, FDADD specify single- and double-precision rounding regardless of the precision in the FPCR PREC status byte. If the destination is external memory or an int register, the destination data format determines the rounding boundary. If the round of an operation is not exact, then the INEX2 bit is set in the FPSR EXC status byt


Figure 3-2. Rounding Algorithm Flowchart
The three additional bits beyond the extended-precision format, the difference betv intermediate result's 67 -bit mantissa and the storing result's 64 -bit mantissa, allow to perform all calculations as though it were performing calculations using a float ens infinite bit prec The result is always correct for the specified destination's data form performing rounding (unless an overflow or underflow error occurs). The specified $r$ operation then produces a number that is as close as possible to the infinitely

The LSB of the rounded result does not increment though the guard bit is $s$ intermediate result. The IEEE 754 standard specifies that tie cases should be hand manner. If the destination data format is extended and there is a difference bet infinitely precise intermediate result and the round-to-nearest result, the relative is $2-64$ (the value of the guard bit). This error is equal to half of the least signif value and is the worst case error that can be introduced when using the RN mode. term one-half unit in the last place correctly identifies the error bound for this opera error specification is the relative error present in the result; the absolute error boun to 2exponent x $2-64$. The following example shows the error bound for the other modes:

| Result | Integer | 63-Bit Fraction | Guard | Round | Stic |
| :---: | :---: | :---: | :---: | :---: | ---: |
| Intermediate | x | $\mathrm{xxx} \ldots \times 00$ | 1 | 1 | 1 |
| Rounded-to-Nearest | x | $\mathrm{xxx} \ldots \times 00$ | 0 | 0 | 0 |

The difference between the infinitely precise result and the rounded result is $2-6$ + $2-66$, which is slightly less than $2-63$ (the value of the LSB). Thus, the error this operation is not more than one unit in the last place. For all arithmetic opera FPU meets these error bounds, providing accurate and repeatable results.

### 3.6 FLOATING-POINT POSTPROCESSING

Most operations end with a postprocessing step. The FPU provides two postprocessing. First, the condition code bits in the FPSR are set or cleared at $t$ each arithmetic operation or move operation to a single floating-point data reg condition code bits are consistently set based on the result of the operation. Se FPU supports 32 conditional tests that allow floating-point conditional instructio floating-point conditions in exactly the same way as the integer conditional instruc the integer condition code The combination of consistently set condition code bit simple programming of conditional instructions gives the processor a very flexi performance method of altering program flow based on floating-point results. Whil the summary for each instruction, it should be assumed that an instruction postprocessing unless the summary specifically states that the instruction does The following paragraphs describe postprocessing in detail.
precision. Also, the operation can generate a larger exponent or more bits of precis can be represented in the chosen rounding precision. For these reasons, every a instruction ends by rounding the result and checking for overflow and underflow.

At the completion of an arithmetic operation, the intermediate result is checked to s too small to be represented as a normalized number in the selected precision. underflow (UNFL) bit is set in the FPSR EXC byte. It is also denormalizec denormalization provides a zero value. Denormalizing a number causes a loss of a but a zero is not returned unless absolutely necessary. If a number is grossly unde the FPU returns a zero or the smallest denormalized number with the corre depending on the rounding mode in effect.

If no underflow occurs, the intermediate result is rounded according to the userrounding precision and rounding mode. After rounding, the inexact bit (INEX2 appropriately. Lastly, the magnitude of the result is checked to see if it is too lar represented in the current rounding precision. If so, the overflow (OVFL) bit is $s$ correctly signed infinity or correctly signed largest normalized number is $r$ depending on the rounding mode in effect.

### 3.6.2 Conditional Testing

Unlike the integer arithmetic condition codes, an instruction either always sets the point condition codes in the same way or it does not change them at all. There instruction descriptions do not include floating-point condition code settings. The f paragraphs describe how floating-point condition codes are set for all instructi modify condition codes.

The condition code bits differ slightly from the integer condition codes. Unlike the o type dependent integer condition codes, examining the result at the end of the o sets or clears the floating-point condition codes accordingly. The M68000 family condition codes bits N and Z have this characteristic, but the V and C bits are set d for different instructions. The data type of the operation's result determines how condition code bits are set. Table 3-22 lists the condition code bit setting for each di Loading the FPCC with one of the other combinations and executing a co instruction can produce an unexpected branch condition.

| -0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- |
| + Infinity | 0 | 0 | 1 | 0 |
| - Infinity | 1 | 0 | 1 | 0 |
| + NAN | 0 | 0 | 0 | 1 |
| - NAN | 1 | 0 | 0 | 1 |

The inclusion of the NAN data type in the IEEE floating-point number system requ conditional test to include the NAN condition code bit in its Boolean equation. B comparison of a NAN with any other data type is unordered (i.e., it is impossible to c if a NAN is bigger or smaller than an in-range number), the compare instructior NAN condition code bit when an unordered compare is attempted. All arithmetic in: also set the NAN bit if the result of an operation is a NAN. The conditional in: interpret the NAN condition code bit equal to one as the unordered condition.

The IEEE 754 standard defines four conditions: equal to (EQ), greater than (GT), (LT), and unordered (UN). In addition, the standard only requires the generati condition codes as a result of a floating-point compare operation. The FPU can t conditions at the end of any operation affecting the condition codes. For purpos floating-point conditional branch, set byte on condition, decrement and branch on and trap on condition instructions, the processor logically combines the four FPCC codes to form 32 conditional tests. There are three main categories of conditio IEEE nonaware tests, IEEE aware tests, and miscellaneous. The set of IEEE tests is best used:

- when porting a program from a system that does not support the IEEE stand conforming system, or
- when generating high-level language code that does not support IEEE floatin concepts (i.e., the unordered condition).

The 32 conditional tests are separated into two groups; 16 that cause an excep unordered condition is present when the conditional test is attempted and 16 th cause an exception. An unordered condition occurs when one or both of the oper floating-point compare operation The inclusion of the unordered condition in floa branches destroys the familiar trichotomy relationship (greater than, equal, less exists for integers. For example, the opposite of floating-point branch greater tha is not floating-point branch less than or equal (FBLE). Rather, the opposite co floating-point branch not greater than (FBNGT). If the result of the previous instru unordered, FBNGT is true; whereas, both FBGT and FBLE would be false since $\llcorner$ fails both of these tests (and sets BSUN). Compiler programmers should be pi careful of the lack of trichotomy in the floating-point branches since it is cor compilers to invert the sense of conditions.
conditions. Since the ordered or unordered attribute is explicitly included in the co test, the BSUN bit is not set in the FPSR EXC byte when the unordered condition Table 3-23 summarizes the conditional mnemonics, definitions, equations, predica whether the BSUN bit is set in the FPSR EXC byte for the 32 floating-point condition The equation column lists the combination of FPCC bits for each test in the for equation. All condition codes with an overbar indicate cleared bits; all other bits are

| NE | Not Equal | 2 | 007170 | No |
| :---: | :---: | :---: | :---: | :---: |
| GT | Greater Than | $\overline{N A N} \overline{\mathrm{Z}} \overline{\mathrm{V}} \overline{\mathrm{N}}$ | 010010 | Yes |
| NGT | Not Greater Than | NAN V Z V N | 011101 | Yes |
| GE | Greater Than or Equal | Z V ( $\overline{\text { NAN }} \overline{\mathrm{V}} \overline{\mathrm{N}})$ | 010011 | Yes |
| NGE | Not Greater Than or Equal | NAN V ( $\mathrm{N} \Lambda \overline{\mathrm{Z}})$ | 011100 | Yes |
| LT | Less Than | $N \Lambda(\overline{\text { NAN }} \overline{\mathrm{Z}}$ ) | 010100 | Yes |
| NLT | Not Less Than | NAN V ( $\mathrm{Z}, \overline{\mathrm{N}})$ | 011011 | Yes |
| LE | Less Than or Equal | Z V ( $\mathrm{N} \Lambda \overline{\mathrm{NAN}})$ | 010101 | Yes |
| NLE | Not Less Than or Equal | NAN V ( $\overline{\mathrm{N}} \overline{\mathrm{V}} \overline{\mathrm{Z}})$ | 011010 | Yes |
| GL | Greater or Less Than | $\overline{\text { NAN } \bar{V} \bar{Z}}$ | 010110 | Yes |
| NGL | Not Greater or Less Than | NAN V Z | 011001 | Yes |
| GLE | Greater, Less or Equal | NAN | 010111 | Yes |
| NGLE | Not Greater, Less or Equal | NAN | 011000 | Yes |

IEEE Aware Tests

| EQ | Equal | Z | 000001 | No |
| :---: | :---: | :---: | :---: | :---: |
| NE | Not Equal | Z | 001110 | No |
| OGT | Ordered Greater Than | $\overline{N A N} \bar{\nabla} \overline{\mathrm{Z}} \mathrm{V}$ | 000010 | No |
| ULE | Unordered or Less or Equal | NAN V Z V N | 001101 | No |
| OGE | Ordered Greater Than or Equal | Z V ( $\overline{\text { NAN }} \overline{\mathrm{V}} \overline{\mathrm{N}})$ | 000011 | No |
| ULT | Unordered or Less Than | NAN V ( $\mathrm{N} \Lambda \overline{\mathrm{Z}}$ ) | 001100 | No |
| OLT | Ordered Less Than | $N \Lambda(\overline{\text { NAN }} \overline{\mathrm{V}} \overline{\mathrm{Z}})$ | 000100 | No |
| UGE | Unordered or Greater or Equal | NAN V Z V N | 001011 | No |
| OLE | Ordered Less Than or Equal | Z V ( $\mathrm{N} \Lambda \overline{\mathrm{NAN}})$ | 000101 | No |
| UGT | Unordered or Greater Than | NAN V ( $\overline{\mathrm{N}} \overline{\mathrm{V}} \mathrm{Z}$ ) | 001010 | No |
| OGL | Ordered Greater or Less Than | $\overline{\text { NAN } \overline{\mathrm{V}} \mathrm{Z}}$ | 000110 | No |
| UEQ | Unordered or Equal | NAN V Z | 001001 | No |
| OR | Ordered | NAN | 000111 | No |
| UN | Unordered | NAN | 001000 | No |

Miscellaneous Tests

| F | False | False | 000000 | No |
| :---: | :---: | :---: | :---: | :---: |
| T | True | True | 001111 | No |
| SF | Signaling False | False | 010000 | Yes |
| ST | Signaling True | True | 011111 | Yes |
| SEQ | Signaling Equal | Z | 010001 | Yes |
| SNE | Signaling Not Equal | Z | 011110 | Yes |

amalgamation of the various parts that make up an instruction description. Ins descriptions for the integer unit differ slightly from those for the floating-point unit; i are no operation tables included for integer unit instruction descriptions.

The size attribute line specifies the size of the operands of an instruction. instruction uses operands of more than one size, the mnemonic of the instruction a suffix such as:

## .B-Byte Operands

.W-Word Operands
.L-Long-Word Operands
.S—Single-Precision Real Operands
.D—Double-Precision Real Operands
.X—Extended-Precision Real Operands
.P—Packed BCD Real Operands
The instruction format specifies the bit pattern and fields of the operation and cc words, and any other words that are always part of the instruction. The effective extensions are not explicitly illustrated. The extension words, if any, follow immedia the illustrated portions of the instructions.
OPERATION DESCRIPTION
Operation:
Absolute
INSTRUCTION'S ASSEMBLER SYNTAX
Assembler FABSxfm System: FABSX FABSX

EFFECTS ON INTEGER CONDITION CODES OR FLOATING-POINT STATUS REGISTER $\qquad$

INSTRUCTION FORMAT
Instruction Format:

| 15 | 14 | 13 | 12 | 11 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | SOURCE |  |
| SPECIFIER |  |  |  |  |

DEFINITIONS AND ALLOWED VALUES FOR THE INSTRUCTION FORMAT FIELDS


## Instruction Fields:

Effective Address Field - Determ

Figure 3-3. Instruction Description Format

## INTEGER INSTRUCTIONS

This section contains detailed information about the integer instructions for the family. A detailed discussion of each instruction description is arranged in alphabet by instruction mnemonic.

Each instruction description identifies the differences among the M68000 famil instruction. Noted under the title of the instruction are all specific processors tha that instruction-for example:

## Test Bit Field and Change (MC68030, MC68040)

The MC68HC000 is identical to the MC68000 except for power dissipation; the instructions that apply to the MC68000 also apply to the MC68HC000. All referen MC68000, MC68020, and MC68030 include references to the corresponding e controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the include the MC68LC040 and MC68EC040. This referencing applies throughout th unless otherwise specified.

Identified within the paragraphs are the specific processors that use different i fields, instruction formats, etc.-for example:

MC68020, MC68030, and MC68040 only

| (bd,An,Xn) | 110 | reg. number:An |
| :---: | :---: | :---: |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{* *}$ | 111 |
| :---: | :---: | :---: |

**Can be used with CPU32 processor
Appendix A Processor Instruction Summary provides a listing of all processor instructions that apply to them for quick reference.

Syntax:

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Adds the source operand to the destination operand along with the ex and stores the result in the destination location. The addition is performed usins coded decimal arithmetic. The operands, which are packed binary-coded numbers, can be addressed in two different ways:

1. Data Register to Data Register: The operands are contained in the dat ters specified in the instruction.
2. Memory to Memory: The operands are addressed with the predecreme dressing mode using the address registers specified in the instruction.

This operation is a byte operation only.

## Condition Codes:

| X | N | z | v | C |
| :---: | :---: | :---: | :---: | :---: |
| $\cdot$ | U | $\cdot$ | U | C |

X - Set the same as the carry bit.
N - Undefined.
Z — Cleared if the result is nonzero; unchanged otherwise.
V - Undefined.
C - Set if a decimal carry was generated; cleared otherwise.

## NOTE

Normally, the $Z$ condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Register Rx field—Specifies the destination register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing
R/M field—Specifies the operand addressing mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Ry field—Specifies the source register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing

Syntax:

## ADD Dn, < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Adds the source operand to the destination operand using binary add stores the result in the destination location. The size of the operation may be s as byte, word, or long. The mode of the instruction indicates which operar source and which is the destination, as well as the operand size.

## Condition Codes:

| X | N |  | $\mathbf{Z}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| C | V | C |  |  |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | 1 | REGISTER |  |  | OPMODE |  |  |  | EFFECTIVE ADDRESS |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |

Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 000 | 001 | 010 | $<\mathrm{ea}>+\mathrm{Dn} \rightarrow \mathrm{Dn}$ |
| 100 | 101 | 110 | $\mathrm{Dn}+\langle\mathrm{ea}>\rightarrow\langle\mathrm{ea}\rangle$ |

Effective Address field—Determines addressing mode.
a. If the location specified is a source operand, all addressing modes can as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | 111 |  |
| :---: | :---: | :---: |
| $([b d, P C, \mathrm{Xn}], o d)$ | 111 |  |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Word and long only
**Can be used with CPU32.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . \mathrm{W}$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32

## NOTE

The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

ADDA is used when the destination is an address register. ADDI and ADDQ are used when the source is immediate data. Most assemblers automatically make this distinction.

Syntax:

## Attributes: <br> Size $=($ Word, Long $)$

Description: Adds the source operand to the destination address register and s result in the address register. The size of the operation may be specified a long. The entire destination address register is used regardless of the operai

## Condition Codes:

Not affected.

## Instruction Format:

| 14 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Register field-Specifies any of the eight address registers. This is al destination.

Opmode field-Specifies the size of the operation.
011- Word operation; the source operand is sign-extended to a long ope the operation is performed on the address register using all 32 bits.
111- Long operation.

| Adaressing Miode | Niode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Adaressing inode | Viode | Ké |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 | 0 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Adds the immediate data to the destination operand and stores the the destination location. The size of the operation may be specified as byte long. The size of the immediate data matches the operation size.

## Condition Codes:

| $*$ | X | N | V | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.

## Instruction Format:



32-BIT LONG DATA

Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32
Immediate field—Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is the next two immediate words.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Adds an immediate value of one to eight to the operand at the d location. The size of the operation may be specified as byte, word, or long. long operations are also allowed on the address registers. When adding to registers, the condition codes are not altered, and the entire destination register is used regardless of the operation size.

## Condition Codes:



X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a carry occurs; cleared otherwise.
The condition codes are not affected when the destination is an address reg

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |  | DATA | 0 | SIZE | EFFECTIVE ADDRESS |  |  |  |  |  |

Size field-Specifies the size of the operation.
00-Byte operation
01- Word operation
10- Long operation
Effective Address field—Specifies the destination location. Only alterable ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $\left(\mathrm{bd}, \mathrm{An}, \mathrm{Xn}{ }^{* *}\right.$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, A n], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Word and long only.
**Can be used with CPU32.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Adds the source operand and the extend bit to the destination ope stores the result in the destination location. The operands can be address different ways:

1. Data register to data register-The data registers specified in the inst contain the operands.
2. Memory to memory-The address registers specified in the instructior the operands using the predecrement addressing mode.

The size of the operation can be specified as byte, word, or long.

## Condition Codes:



X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Cleared if the result is nonzero; unchanged otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a carry is generated; cleared otherwise.

## NOTE

Normally, the $Z$ condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Register Rx field—Specifies the destination register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing r
Size field—Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
R/M field—Specifies the operand address mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Ry field-Specifies the source register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing $r$

Syntax:
AND Dn, < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Performs an AND operation of the source operand with the operand and stores the result in the destination location. The size of the oper be specified as byte, word, or long. The contents of an address register mi used as an operand.

## Condition Codes:

| x | N | z | v | c |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:



## Instruction Fields:

Register field—Specifies any of the eight data registers.
Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 000 | 001 | 010 | $<$ ea $>\Lambda \mathrm{Dn} \rightarrow \mathrm{Dn}$ |
| 100 | 101 | 110 | Dn $\Lambda<$ ea $>\rightarrow<$ ea $>$ |

used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $\left(\mathrm{bd}, \mathrm{An}, \mathrm{Xn}{ }^{*}\right.$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, X n\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.
NOTE
The Dn mode is used when the destination is a data register; the destination < ea > mode is invalid for a data register.

Most assemblers use ANDI when the source is immediate data.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Performs an AND operation of the immediate data with the de operand and stores the result in the destination location. The size of the opere be specified as byte, word, or long. The size of the immediate data matc operation size.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:



00 - byle operation
01 - Word operation
10 - Long operation
Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $(\mathrm{bbd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32
Immediate field-Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is the next two immediate words.

## Assembler

Syntax:
ANDI \# < data > ,CCR

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Performs an AND operation of the immediate operand with the codes and stores the result in the low-order byte of the status register.

## Condition Codes:



X - Cleared if bit 4 of immediate operand is zero; unchanged otherwise.
N - Cleared if bit 3 of immediate operand is zero; unchanged otherwise.
Z - Cleared if bit 2 of immediate operand is zero; unchanged otherwise.
V - Cleared if bit 1 of immediate operand is zero; unchanged otherwise. C - Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8-BIT BYTE DATA |  |  |  |  |  |  |

Syntax:
ASd \# < data > ,Dy ASd < ea > where d is direction, L or R

Attributes: $\quad$ Size $=($ Byte, Word, Long $)$
Description: Arithmetically shifts the bits of the operand in the direction (L or R) The carry bit receives the last bit shifted out of the operand. The shift cou shifting of a register may be specified in two different ways:

1. Immediate-The shift count is specified in the instruction (shift range,
2. Register-The shift count is the value in the data register specified in in modulo 64.

The size of the operation can be specified as byte, word, or long. An operanc ory can be shifted one bit only, and the operand size is restricted to a word.

For ASL, the operand is shifted left; the number of positions shifted is the st Bits shifted out of the high-order bit go to both the carry and the extend bits; shifted into the low-order bit. The overflow bit indicates if any sign changes ing the shift.



## Condition Codes:

| $*$ | X | N | Z | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set according to the last bit shifted out of the operand; unaffected fo count of zero.
N - Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if the most significant bit is changed at any time during the shift or cleared otherwise.
C - Set according to the last bit shifted out of the operand; cleared for a sh of zero.

## Instruction Format:

REGISTER SHIFTS


## Instruction Fields:

Count/Register field—Specifies shift count or register that contains the shift cc
If $\mathrm{i} / \mathrm{r}=0$, this field contains the shift count. The values $1-7$ represent coun 7; a value of zero represents a count of eight.

If $\mathrm{i} / \mathrm{r}=1$, this field specifies the data register that contains the shift count (moc

Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
$\mathrm{i} / \mathrm{r}$ field
If $i / r=0$, specifies immediate shift count.
If $\mathrm{i} / \mathrm{r}=1$, specifies register shift count.
Register field-Specifies a data register to be shifted.

## Instruction Format:

> MEMORY SHIFTS

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | dr | 1 | 1 |  | MOD |  | REG |

## Instruction Fields:

dr field—Specifies the direction of the shift.
0 - Shift right
1 - Shift left

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## Attributes:

Size $=($ Byte, Word, Long*)
*(MC68020, MC68030, and MC68040 only)
Description: If the specified condition is true, program execution continues at loce + displacement. The program counter contains the address of the instruction the Bcc instruction plus two. The displacement is a twos-complement int represents the relative distance in bytes from the current program count destination program counter. If the 8 -bit displacement field in the instructio zero, a 16-bit displacement (the word immediately following the instruction) the 8-bit displacement field in the instruction word is all ones (\$FF), displacement (long word immediately following the instruction) is used. Cond cc specifies one of the following conditional tests (refer to Table 3-19 information on these conditional tests):

| Mnemonic | Condition |
| :---: | :---: |
| CC(HI) | Carry Clear |
| CS(LO) | Carry Set |
| EQ | Equal |
| GE | Greater or Equal |
| GT | Greater Than |
| HI | High |
| LE | Less or Equal |


| Mnemonic | Condition |
| :---: | :---: |
| LS | Low or Same |
| LT | Less Than |
| MI | Minus |
| NE | Not Equal |
| PL | Plus |
| VC | Overflow Clear |
| VS | Overflow Set |

## Condition Codes:

Not affected.

## Instruction Fields:

Condition field-The binary code for one of the conditions listed in the table.
8-Bit Displacement field-Twos complement integer specifying the number between the branch instruction and the next instruction to be execute condition is met.

16-Bit Displacement field-Used for the displacement when the 8 -bit displa field contains $\$ 00$.

32-Bit Displacement field-Used for the displacement when the 8 -bit displa field contains \$FF.

NOTE
A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8 -bit displacement field contains $\$ 00$ (zero offset).

Assembler
Syntax:
Attributes:
Size $=($ Byte, Long $)$
Description: Tests a bit in the destination operand and sets the $Z$ condit appropriately, then inverts the specified bit in the destination. When the des a data register, any of the 32 bits can be specified by the modulo 32-bit numb the destination is a memory location, the operation is a byte operation, ar number is modulo 8 . In all cases, bit zero refers to the least significant bi number for this operation may be specified in either of two ways:

1. Immediate-The bit number is specified in a second word of the instru
2. Register-The specified data register contains the bit number.

## Condition Codes:



X — Not affected.
N — Not affected.
Z — Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C — Not affected.


## Instruction Fields:

Register field—Specifies the data register that contains the bit number.
Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Res |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, X n\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Long only; all others are byte only.
${ }^{* *}$ Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | MODE | RIT NUMBER |  |

## Instruction Fields:

Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - | $(\mathrm{bd}$, |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - | $([\mathrm{bd}$, |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - | $([\mathrm{bd}$, |

*Long only; all others are byte only.
**Can be used with CPU32.
Bit Number field—Specifies the bit number.

Assembler
Syntax:

## Attributes: $\quad$ Size $=($ Byte, Long $)$

Description: Tests a bit in the destination operand and sets the Z conditic appropriately, then clears the specified bit in the destination. When a data re the destination, any of the 32 bits can be specified by a modulo 32 -bit numbe a memory location is the destination, the operation is a byte operation, an number is modulo 8 . In all cases, bit zero refers to the least significant bit. number for this operation can be specified in either of two ways:

1. Immediate-The bit number is specified in a second word of the instru
2. Register-The specified data register contains the bit number.

## Condition Codes:



X — Not affected.
N — Not affected.
Z - Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C - Not affected.


## Instruction Fields:

Register field—Specifies the data register that contains the bit number.
Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

## MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Long only; all others are byte only.
${ }^{* *}$ Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | EFFECTIVE ADDRESS |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | MODE | RIT NUMBER |  |  |

## Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Long only; all others are byte only.
**Can be used with CPU32.
Bit Number field—Specifies the bit number.

## Attributes: Unsized

Description: Sets the condition codes according to the value in a bit field at the effective address, then complements the field.

A field offset and a field width select the field. The field offset specifies the s of the field. The field width determines the number of bits in the field.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X - Not affected.
N - Set if the most significant bit of the field is set; cleared otherwise.
Z - Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | CII | ADDRES |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | MODE |  | REG |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw | WIDTH |  |  |

NOTE
For the MC68020, MC68030, and MC68040, all bit field instructions access only those bytes in memory that contain some portion of the bit field. The possible accesses are byte, word, 3 -byte, long word, and long word with byte (for a 5 -byte access).
airect or control alteradie aadressing moaes can oe usea as istea in tne i table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, X n\right)$ | - |  |
| $(b d, P C, X n)$ | - |  |
| $([b d, P C, X n], o d)$ | - |  |
| $([b d, P C], X n, o d)$ | - |  |

Do field—Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits 10-9 are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th 0-31.
If $D o=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field—Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits 3-4 are zero.

Width field—Specifies the field width, depending on Dw.
If Dw $=0$, the width field is an immediate operand; an operand value in the -31 specifies a field width of $1-31$, and a value of zero specifies a widt If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32 ; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

## Attributes: Unsized

Description: Sets condition codes according to the value in a bit field at the effective address and clears the field.

The field offset and field width select the field. The field offset specifies the s of the field. The field width determines the number of bits in the field.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X - Not affected.
N - Set if the most significant bit of the field is set; cleared otherwise.
Z - Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  | OD |  | REG |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |

airect or control alteradie aadressing moaes can oe usea as istea in tne i table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

Do field—Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits 10-9 are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field—Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits 3-4 are zero.

Width field—Specifies the field width, depending on Dw.
If Dw $=0$, the width field is an immediate operand; operand values in the ra -31 specify a field width of $1-31$, and a value of zero specifies a width
If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32 ; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

## Attributes: Unsized

Description: Extracts a bit field from the specified effective address location, sig to 32 bits, and loads the result into the destination data register. The field field width select the bit field. The field offset specifies the starting bit of the field width determines the number of bits in the field.

## Condition Codes:

| x | N | z | V | c |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 |  |

X — Not affected.
N - Set if the most significant bit of the field is set; cleared otherwise.
Z - Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 |  |  |  |  |  | CT | ADDRES |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |  | MOD |  | REG |
| 0 | REGISTER |  |  | Do | OFFSET |  |  |  |  | Dw | WIDTH |  |  |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |
| $(b d, P C, X n)$ | 111 | 0 |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

Register field—Specifies the destination register.
Do field-Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits $10-9$ are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field-Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits 4-3 are zero.

If $D w=1$, the width field specifies a data register that contains the width. $T$ is modulo 32; values of $1-31$ specify field widths of $1-31$, and a valu specifies a width of 32 .

Syntax:
BFEXTU < ea > \{offset:width\},Dn

## Attributes: Unsized

Description: Extracts a bit field from the specified effective address location, zero to 32 bits, and loads the results into the destination data register. The field of field width select the field. The field offset specifies the starting bit of the field. width determines the number of bits in the field.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N — Set if the most significant bit of the source field is set; cleared otherwis Z - Set if all bits of the field are zero; cleared otherwise.
V — Always cleared.
C - Always cleared.

## Instruction Format:



| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, P C, X n\right)$ | 111 |  |
| $(b d, P C, X n)$ | 111 |  |
| ([bd,PC,Xn],od) | 111 |  |
| ([bd,PC],Xn,od) | 111 |  |

Register field—Specifies the destination data register.
Do field—Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains bits $10-9$ are zero.

Offset field-Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in $t$ of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. $T$ is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field-Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains bits 4-3 are zero.

If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32 ; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

## Attributes: Unsized

Description: Searches the source operand for the most significant bit that is set of one. The bit offset of that bit (the bit offset in the instruction plus the offset one bit) is placed in Dn. If no bit in the bit field is set to one, the value in Dn i: offset plus the field width. The instruction sets the condition codes according field value. The field offset and field width select the field. The field offset spe starting bit of the field. The field width determines the number of bits in the fi

## Condition Codes:

| X | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N — Set if the most significant bit of the field is set; cleared otherwise.
Z — Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 0 |  | 1 | 1 |  | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  | OD |  | REC |
| 0 | REGISTER |  |  | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |
| $(b d, P C, X n)$ | 111 | 0 |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

Register field-Specifies the destination data register operand.
Do field-Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits $10-9$ are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field—Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits 4-3 are zero.

If $D w=1$, the width field specifies a data register that contains the width. $T$ is modulo 32; values of $1-31$ specify field widths of $1-31$, and a valu specifies a width of 32 .

Syntax:
BFINS Dn, < ea > \{offset:width\}

## Attributes: Unsized

Description: Inserts a bit field taken from the low-order bits of the specified data into a bit field at the effective address location. The instruction sets the conditic according to the inserted value. The field offset and field width select the field. offset specifies the starting bit of the field. The field width determines the numb in the field.

## Condition Codes:



X — Not affected.
N - Set if the most significant bit of the field is set; cleared otherwise.
Z — Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:


airect or control aiteradie aadressing moaes can oe usea as instea in tne table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |  |
| ([bd,PC,Xn],od) | - |  |
| ([bd,PC],Xn,od) | - |  |

Register field-Specifies the source data register operand.
Do field—Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits $8-6$ of the extension word specify a data register that contains bits 10-9 are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in $t$ of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. T is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field—Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains bits $4-3$ are zero.

If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32 ; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

Syntax:
BFSET < ea > \{offset:width\}

## Attributes: Unsized

Description: Sets the condition codes according to the value in a bit field at the effective address, then sets each bit in the field.

The field offset and the field width select the field. The field offset specifies th bit of the field. The field width determines the number of bits in the field.

## Condition Codes:

| X | N | Z | $v$ | C |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 | 0 |

X — Not affected.
N — Set if the most significant bit of the field is set; cleared otherwise.
Z — Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  | OD |  | REG |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |

airect or control alteradie aadressing moaes can oe usea as istea in tne i table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

Do field—Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits 10-9 are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field—Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits $4-3$ are zero.

Width field—Specifies the field width, depending on Dw.
If Dw $=0$, the width field is an immediate operand; operand values in the ra -31 specify a field width of $1-31$, and a value of zero specifies a width
If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32 ; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

## Attributes: Unsized

Description: Sets the condition codes according to the value in a bit field at the effective address location. The field offset and field width select the field. The f specifies the starting bit of the field. The field width determines the number of field.

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the field is set; cleared otherwise.
Z - Set if all bits of the field are zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:



| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |
| $(b d, P C, X n)$ | 111 | 0 |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

Do field-Determines how the field offset is specified.
0 - The offset field contains the bit field offset.
1 - Bits 8-6 of the extension word specify a data register that contains th bits $10-9$ are zero.

Offset field—Specifies the field offset, depending on Do.
If $\mathrm{Do}=0$, the offset field is an immediate operand; the operand value is in th of $0-31$.
If $\mathrm{Do}=1$, the offset field specifies a data register that contains the offset. Tr is in the range of $-2^{31}$ to $2^{31}-1$.

Dw field-Determines how the field width is specified.
0 - The width field contains the bit field width.
1 - Bits 2-0 of the extension word specify a data register that contains th bits 4-3 are zero.

Width field—Specifies the field width, depending on Dw.
If $\mathrm{Dw}=0$, the width field is an immediate operand, operand values in the rat -31 specify a field width of $1-31$, and a value of zero specifies a width If $\mathrm{Dw}=1$, the width field specifies a data register that contains the width. Tr is modulo 32; values of $1-31$ specify field widths of $1-31$, and a value specifies a width of 32 .

## Attributes: Unsized

Description: For the MC68010, a breakpoint acknowledge bus cycle is run with codes driven high and zeros on all address lines. Whether the breakpoint ack bus cycle is terminated with DTACK, BERR, or VPA, the processor always illegal instruction exception. During exception processing, a debug mo distinguish different software breakpoints by decoding the field in the BKPT in For the MC68000 and MC68008, the breakpoint cycle is not run, but instruction exception is taken.

For the MC68020, MC68030, and CPU32, a breakpoint acknowledge bus cyc cuted with the immediate data (value $0-7$ ) on bits $2-4$ of the address bus on bits 0 and 1 of the address bus. The breakpoint acknowledge bus cycle the CPU space, addressing type 0 , and provides the breakpoint number sp the instruction on address lines A2 - A4. If the external hardware terminates with $\overline{\text { DSACKx }}$ or STERM, the data on the bus (an instruction word) is inserte instruction pipe and is executed after the breakpoint instruction. The breakpoi tion requires a word to be transferred so, if the first bus cycle accesses an 8 a second bus cycle is required. If the external logic terminates the breakpoint edge bus cycle with $\overline{B E R R}$ (i.e., no instruction word available), the processo illegal instruction exception.

For the MC68040, this instruction executes a breakpoint acknowledge b Regardless of the cycle termination, the MC68040 takes an illegal instructic tion.

For more information on the breakpoint instruction refer to the appropriate us ual on bus operation.

This instruction supports breakpoints for debug monitors and real- time hardm lators.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | VEC |

## Instruction Field:

Vector field-Contains the immediate data, a value in the range of $0-7$. Th breakpoint number.

Syntax:
BRA < label >

## Attributes: $\quad$ Size $=($ Byte, Word, Long* $)$ <br> *(MC68020, MC68030, MC68040 only)

Description: Program execution continues at location (PC) + displacement. The counter contains the address of the instruction word of the BRA instruction The displacement is a twos complement integer that represents the relative d bytes from the current program counter to the destination program counter. displacement field in the instruction word is zero, a 16-bit displacement immediately following the instruction) is used. If the 8-bit displacement fie instruction word is all ones (\$FF), the 32-bit displacement (long word im following the instruction) is used.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 8-BIT DISPLACEMENT |  |  |  |
| 16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

8-Bit Displacement field-Twos complement integer specifying the number between the branch instruction and the next instruction to be executed.

16-Bit Displacement field—Used for a larger displacement when the 8-bit disp is equal to $\$ 00$.

32-Bit Displacement field—Used for a larger displacement when the 8-bit disp is equal to \$FF.

## NOTE

A branch to the immediately following instruction automatically uses the 16-bit displacement format because the 8-bit displacement field contains $\$ 00$ (zero offset).

Assembler
Syntax:

## Attributes: $\quad$ Size $=($ Byte, Long $)$

Description: Tests a bit in the destination operand and sets the Z conditic appropriately, then sets the specified bit in the destination operand. Wher register is the destination, any of the 32 bits can be specified by a modu number. When a memory location is the destination, the operation is a byte of and the bit number is modulo 8 . In all cases, bit zero refers to the least signif The bit number for this operation can be specified in either of two ways:

1. Immediate-The bit number is specified in the second word of the instr
2. Register-The specified data register contains the bit number.

## Condition Codes:



X — Not affected.
N — Not affected.
Z — Set if the bit tested is zero; cleared otherwise.
V — Not affected.
C — Not affected.


## Instruction Fields:

Register field—Specifies the data register that contains the bit number.
Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

## MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star \star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Long only; all others are byte only.
${ }^{* *}$ Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | MODE |  | REGI |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | BIT NUMBER |  |  |  |  |  |  |

## Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, X n\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Long only; all others are byte only.
${ }^{* *}$ Can be used with CPU32.
Bit Number field—Specifies the bit number.

Syntax:
BSR < label >
$\begin{array}{ll}\text { Attributes: } & \text { Size }=\left(\text { Byte, Word, Long }{ }^{*}\right) \\ & { }^{*}(\text { MC68020, MC68030, MC68040 only })\end{array}$
Description: Pushes the long-word address of the instruction immediately follc BSR instruction onto the system stack. The program counter contains the a the instruction word plus two. Program execution then continues at locatio displacement. The displacement is a twos complement integer that repre relative distance in bytes from the current program counter to the destination counter. If the 8 -bit displacement field in the instruction word is zero, displacement (the word immediately following the instruction) is used. If displacement field in the instruction word is all ones (\$FF), the 32-bit disp (long word immediately following the instruction) is used.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 44 | 3 |
| :---: |
| 0 |

16-Bit Displacement field—Used for a larger displacement when the 8 -bit displ is equal to $\$ 00$.

32-Bit Displacement field-Used for a larger displacement when the 8-bit displ is equal to $\$ F F$.

## NOTE

A branch to the immediately following instruction automatically uses the 16 -bit displacement format because the 8 -bit displacement field contains $\$ 00$ (zero offset).

Syntax:
BTST \# < data > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Long $)$

Description: Tests a bit in the destination operand and sets the Z condit appropriately. When a data register is the destination, any of the 32 bit specified by a modulo 32- bit number. When a memory location is the destin operation is a byte operation, and the bit number is modulo 8 . In all cases refers to the least significant bit. The bit number for this operation can be sp either of two ways:

1. Immediate-The bit number is specified in a second word of the instr
2. Register-The specified data register contains the bit number.

## Condition Codes:



X — Not affected.
N - Not affected.
Z - Set if the bit tested is zero; cleared otherwise.
V - Not affected.
C - Not affected.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  |  | REGISTER |  | 1 |  |  |  | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 |  | REGISTER |  | 1 | 0 | 0 |  | MODE |  | REGI: |

## Instruction Fields:

Register field—Specifies the data register that contains the bit number.
Effective Address field-Specifies the destination location. Only data ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Req |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Long only; all others are byte only.
**Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  | MODE |  | REC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | BIT NUMBER |  |  |  |  |  |

## Instruction Fields:

Effective Address field-Specifies the destination location. Only data a modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(d_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(d_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Ŕ |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.
Bit Number field—Specifies the bit number.

## Assembler

## Attributes: Unsized

Description: The effective address of the instruction is the location of an external descriptor. A module frame is created on the top of the stack, and the current state is saved in the frame. The immediate operand specifies the number of arguments to be passed to the called module. A new module state is loaded descriptor addressed by the effective address.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | MODE | ARGUMENT COUNT |  |

adaressing modes can de used as isted in tne tollowing tadie.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, P C, X n\right)$ | 111 |  |
| $(b d, P C, X n)$ | 111 |  |
| ([bd,PC,Xn],od) | 111 |  |
| ([bd,PC],Xn,od) | 111 |  |

Argument Count field-Specifies the number of bytes of arguments to be pas: called module. The 8 -bit field can specify from 0 to 255 bytes of argum same number of bytes is removed from the stack by the RTM instructio

# It $\angle$, Update Uperand $\rightarrow$ Destination <br> Else Destination $\rightarrow$ Compare Operand <br> CAS2 Destination 1 - Compare $1 \rightarrow \mathrm{cc}$; <br> If $Z$, Destination $2-$ Compare $2 \rightarrow \mathrm{cc}$ <br> If Z, Update $1 \rightarrow$ Destination 1 ; Update $2 \rightarrow$ Destination 2 <br> Else Destination $1 \rightarrow$ Compare 1; Destination $2 \rightarrow$ Compa 

| Assembler | CAS Dc,Du, < ea > |
| :--- | :--- |
| Syntax: | CAS2 Dc1:Dc2,Du1:Du2,(Rn1):(Rn2) |
| Attributes: | Size $=($ Byte*, Word, Long $)$ |

Description: CAS compares the effective address operand to the compare opera If the operands are equal, the instruction writes the update operand (Du) to the address operand; otherwise, the instruction writes the effective address opera compare operand (Dc).

CAS2 compares memory operand 1 (Rn1) to compare operand 1 (Dc1). If tl ands are equal, the instruction compares memory operand 2 (Rn2) to compa and 2 (Dc2). If these operands are also equal, the instruction writes the operands (Du1 and Du2) to the memory operands (Rn1 and Rn2). If either con fails, the instruction writes the memory operands (Rn1 and Rn2) to the compe ands (Dc1 and Dc2).

Both operations access memory using locked or read-modify-write transfer sec providing a means of synchronizing several processors.

## Condition Codes:

| X | N | Z | v | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | $*$ |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.

[^0]| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | SIZE |  | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |
| 0 | 0 | 0 | 0 | 1 |  |  | 0 | 1 | 1 | MODE |  |  | REG |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | Du |  |  | 0 | 0 | 0 |  |

## Instruction Fields:

Size field—Specifies the size of the operation.
01 - Byte operation
10 - Word operation
11 - Long operation
Effective Address field-Specifies the location of the memory operand. Only alterable addressing modes can be used as listed in the following table

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, X n\right)$ | - |  |
| $(b d, P C, X n)$ | - |  |
| ([bd,PC,Xn],od) | - |  |
| ([bd,PC],Xn,od) | - |  |

Du field—Specifies the data register that contains the update value to be writ memory operand location if the comparison is successful.

Dc field-Specifies the data register that contains the value to be compar memory operand.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | SIZE |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| D/A1 |  | Rn1 |  | 0 | 0 | 0 |  | Du1 |  | 0 | 0 | 0 |  | D |
| D/A2 |  | Rn2 |  | 0 | 0 | 0 |  | Du2 |  | 0 | 0 | 0 |  | D |

## Instruction Fields:

Size field-Specifies the size of the operation.
10 - Word operation
11 - Long operation
D/A1, D/A2 fields-Specify whether Rn1 and Rn2 reference data or address $r$ respectively.
0 - The corresponding register is a data register.
1 - The corresponding register is an address register.
Rn1, Rn2 fields-Specify the numbers of the registers that contain the addr the first and second memory operands, respectively. If the operands o memory, the results of any memory update are undefined.

Du1, Du2 fields-Specify the data registers that contain the update values to $b$ to the first and second memory operand locations if the comparison is suc

Dc1, Dc2 fields-Specify the data registers that contain the test values to be cc to the first and second memory operands, respectively. If Dc1 and Dc2 sp same data register and the comparison fails, memory operand 1 is store data register.

## NOTE

The CAS and CAS2 instructions can be used to perform secure update operations on system control data structures in a multiprocessing environment.

In the MC68040 if the operands are not equal, the destination or destination 1 operand is written back to memory to complete the locked access for CAS or CAS2, respectively.

Assembler
Syntax: $\quad$ CHK < ea > ,Dn
$\begin{array}{ll}\text { Attributes: } & \text { Size }=\left(\text { Word, Long }{ }^{*}\right) \\ & { }^{*}(\text { MC68020, MC68030, MC68040 only })\end{array}$
Description: Compares the value in the data register specified in the instruction to to the upper bound (effective address operand). The upper bound complement integer. If the register value is less than zero or greater than bound, a CHK instruction exception (vector number 6) occurs.

## Condition Codes:

| X | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | U | U | U |

X — Not affected.
N — Set if Dn < 0; cleared if Dn > effective address operand; undefined oth
Z — Undefined.
V — Undefined.
C - Undefined.

## Instruction Format:



Size field—Specifies the size of the operation.
11- Word operation
10- Long operation
Effective Address field-Specifies the upper bound operand. Only data ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

## Assembler

Attributes: $\quad$ Size $=($ Byte, Word, Long $)$
Description: Compares the value in Rn to each bound. The effective address col bounds pair: the upper bound following the lower bound. For signed compari arithmetically smaller value should be used as the lower bound. For comparisons, the logically smaller value should be the lower bound.

The size of the data and the bounds can be specified as byte, word, or long. data register and the operation size is byte or word, only the appropriate lowof Rn is checked. If Rn is an address register and the operation size is byte the bounds operands are sign-extended to 32 bits, and the resultant oper compared to the full 32 bits of An.

If the upper bound equals the lower bound, the valid range is a single value. ister value is less than the lower bound or greater than the upper bound, a CH tion exception (vector number 6) occurs.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | U | $*$ | U | $*$ |

X — Not affected.
N - Undefined.
Z — Set if Rn is equal to either bound; cleared otherwise.
V — Undefined.
C — Set if Rn is out of bounds; cleared otherwise.


## Instruction Fields:

Size field—Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
Effective Address field—Specifies the location of the bounds operands. Only addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(A n)$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $([b d, A n, X n], o d)$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([b d, A n], X n, o d)$ | 110 | reg. number:An |


| ([bd,PC,Xn],od) | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

D/A field—Specifies whether an address register or data register is to be chec 0 - Data register
1 - Address register
Register field-Specifies the address or data register that contains the valt checked.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Clears the destination operand to zero. The size of the operatior specified as byte, word, or long.

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |
| - | C |  |  |  |
| - | 0 | 1 | 0 | 0 |

X — Not affected.
N - Always cleared.
Z - Always set.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 |  | 1 |  |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | SIZE |  |  | MODE |  |  | REC |

## 01-Word operation

10-Long operation
Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - | - |
| :---: | :---: | :--- |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - | - |

*Can be used with CPU32.

## NOTE

In the MC68000 and MC68008 a memory location is read before it is cleared.

Syntax:
CMP < ea > , Dn

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the source operand from the destination data register and condition codes according to the result; the data register is not changed. Th the operation can be byte, word, or long.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | * |  |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V -Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.

## Instruction Format:

\left.| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\right) 4$| EFFECTIVE ADDRESS |
| :---: |
| 1 |

## Instruction Fields:

Register field-Specifies the destination data register.
Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 000 | 001 | 010 | $\mathrm{Dn}-<\mathrm{ea}>$ |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | 111 | 011 |
| :---: | :---: | :--- |
| $([b d, P C, X n], o d)$ | 111 | 011 |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 | 011 |

*Word and Long only.
**Can be used with CPU32.

## NOTE

CMPA is used when the destination is an address register. CMPI is used when the source is immediate data. CMPM is used for memory-to-memory compares. Most assemblers automatically make the distinction.

Syntax:
CMPA < ea > , An

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: Subtracts the source operand from the destination address register the condition codes according to the result; the address register is not char size of the operation can be specified as word or long. Word length source are sign- extended to 32 bits for comparison.

## Condition Codes:

| $\mathbf{X}$ | $\mathbf{N}$ | $\mathbf{Z}$ |  | $\mathbf{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | C |
| - | $*$ |  |  |  |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.

## Instruction Format:



Opmode field-Specifies the size of the operation.
011- Word operation; the source operand is sign-extended to a long opera the operation is performed on the address register using all 32 bits. 111- Long operation.

Effective Address field-Specifies the source operand. All addressing modes used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Res |
| :---: | :---: | ---: |
| $(x x x) . \mathrm{W}$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

*Can be used with CPU32.

Syntax:
CMPI \# < data > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the immediate data from the destination operand and condition codes according to the result; the destination location is not chan size of the operation may be specified as byte, word, or long. The size of the it data matches the operation size.

## Condition Codes:

| $\mathbf{X}$ | $\mathbf{N}$ | $\mathbf{Z}$ |  | $\mathbf{V}$ |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | C |
| - | $*$ |  |  |  |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.

## Instruction Format:



Effective Address field—Specifies the destination operand. Only data ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)^{*}$ | 111 | 0 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)^{*}$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}) \dagger$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*PC relative addressing modes do not apply to MC68000, MC680008, or MC6801.
**Can be used with CPU32.
Immediate field—Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is the next two immediate words.

Syntax:
CMPM (Ay),$+(\mathrm{Ax})+$

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the source operand from the destination operand and condition codes according to the results; the destination location is not char operands are always addressed with the postincrement addressing mode, address registers specified in the instruction. The size of the operation specified as byte, word, or long.

## Condition Codes:

| X | N | Z |  | V |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | $*$ |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | REGISTER Ax | 1 | SIZE | 0 | 0 | 1 | REGI |  |  |

## Instruction Fields:

Register Ax field-(always the destination) Specifies an address regist postincrement addressing mode.

Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
Register Ay field-(always the source) Specifies an address registe postincrement addressing mode.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Compares the value in Rn to each bound. The effective address con bounds pair: upper bound following the lower bound. For signed comparis arithmetically smaller value should be used as the lower bound. For $u$ comparisons, the logically smaller value should be the lower bound.

The size of the data and the bounds can be specified as byte, word, or long. data register and the operation size is byte or word, only the appropriate low-o of Rn is checked. If Rn is an address register and the operation size is byte the bounds operands are sign-extended to 32 bits, and the resultant opera compared to the full 32 bits of An.

If the upper bound equals the lower bound, the valid range is a single value.

## NOTE

This instruction is identical to CHK2 except that it sets condition codes rather than taking an exception when the value in Rn is out of bounds.

## Condition Codes:



X — Not affected.
N — Undefined.
Z — Set if Rn is equal to either bound; cleared otherwise.
V - Undefined.
C - Set if Rn is out of bounds; cleared otherwise.

| 0 | 0 |  | 0 | 0 | SIZE |  | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 |  |  |  |  | MODE |  |  |  | EEC |
| D/A | REGISTER |  |  | 0 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Size field—Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
Effective Address field-Specifies the location of the bounds pair. Onl addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, P C, X n\right)$ | 111 |  |
| $(b d, P C, X n)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}]$, od $)$ | 110 | reg. number:An |
| :--- | :--- | :--- |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| :--- | :--- | :--- |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

D/A field—Specifies whether an address register or data register is compare 0 - Data register
1 - Address register
Register field—Specifies the address or data register that contains the va checked.

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: If the specified coprocessor condition is true, program execution con location scan PC + displacement. The value of the scan PC is the address of displacement word. The displacement is a twos complement integer that rep the relative distance in bytes from the scan PC to the destination program cour displacement can be either 16 or 32 bits. The coprocessor determines the condition from the condition field in the operation word.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  | $\begin{gathered} \overline{O C E} \\ \text { ID } \end{gathered}$ |  | 0 | 1 | SIZE |  | COP | ES | C |
| OPTIONAL COPROCESSOR-DEFINED EXTENSION WORDS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WORD OR |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LONG-WORD DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Coprocessor ID field—Identifies the coprocessor for this operation. Coproces: 000 results in an F-line exception for the MC68030.

Size field—Specifies the size of the displacement.
0 - The displacement is 16 bits.
1 - The displacement is 32 bits.
Coprocessor Condition field-Specifies the coprocessor condition to be test field is passed to the coprocessor, which provides directives to th processor for processing this instruction.

16-Bit Displacement field-The displacement value occupies 16 bits.
32-Bit Displacement field—The displacement value occupies 32 bits.

## Attributes: $\quad$ Size $=($ Word $)$

Description: If the specified coprocessor condition is true, execution continues next instruction. Otherwise, the low-order word in the specified data $r$ decremented by one. If the result is equal to -1 , execution continues with instruction. If the result is not equal to -1 , execution continues at the location by the value of the scan PC plus the sign-extended 16 -bit displacement. The the scan PC is the address of the displacement word. The displacement complement integer that represents the relative distance in bytes from the sc the destination program counter. The coprocessor determines the specific from the condition word that follows the operation word.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 1 | 0 | 0 | 1 | REG |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | COPROCESSOR CONDIT |  |  |  |
| OPTIONAL COPROCESSOR-DEFINED EXTENSION WORDS |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Coprocessor ID field-Identifies the coprocessor for this operation; coproces 000 results in an F-line exception for the MC68030.

Register field—Specifies the data register used as the counter.
Coprocessor Condition field—Specifies the coprocessor condition to be tes field is passed to the coprocessor, which provides directives to processor for processing this instruction.

Displacement field-Specifies the distance of the branch (in bytes).

## Attributes: Unsized

Description: Transfers the command word that follows the operation word to the s coprocessor. The coprocessor determines the specific operation from the cc word. Usually a coprocessor defines specific instances of this instruction to pr instruction set.

## Condition Codes:

May be modified by coprocessor; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 0 |  | EFFECTIVE ADDRESS |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  | MODE |  |  | REGI |

COPROCESSOR-DEPENDENT COMMAND WORD
OPTIONAL EFFECTIVE ADDRESS OR COPROCESSOR-DEFINED EXTENSIONWORDS

## Instruction Fields:

Coprocessor ID field-Identifies the coprocessor for this operation; coprocessor ID of 000 is reserved for MMU instructions for the MC68030

Effective Address field-Specifies the location of any operand not resider coprocessor. The allowable addressing modes are determined by the o to be performed.

Coprocessor Command field-Specifies the coprocessor operation to be pe This word is passed to the coprocessor, which in turn provides directive main processor for processing this instruction.

## Assembler

Syntax: $\quad c p S c c<e a>$

Attributes: $\quad$ Size $=($ Byte $)$
Description: Tests the specified coprocessor condition code. If the condition is byte specified by the effective address is set to TRUE (all ones); otherwise, th set to FALSE (all zeros). The coprocessor determines the specific condition condition word that follows the operation word.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 1 | 1 | 1 | 1 |  |  |  | 0 | 0 | 1 |  | MOD |  | REC |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | COP | ES | NDIT |

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 000 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 001 |
| \#<data> | - | - |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - | - |

Coprocessor Condition field-Specifies the coprocessor condition to be test field is passed to the coprocessor, which in turn provides directives to $t$ processor for processing this instruction.

Assembler
Syntax:
Attributes: $\quad$ Unsized or Size $=($ Word, Long $)$
Description: Tests the specified coprocessor condition code; if the selected cor condition is true, the processor initiates a cpTRAPcc exception, vector numb program counter value placed on the stack is the address of the next instruct selected condition is not true, no operation is performed, and execution conti the next instruction. The coprocessor determines the specific condition condition word that follows the operation word. Following the condition word defined data operand specified as immediate data to be used by the trap har

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 1 | 1 | 1 | 1 | OP |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | COPROCESSOR CONDIT |  |  |
| OPTIONAL COPROCESSOR-DEFINED EXTENSION WORDS |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OPTIONAL WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OR LONG-WORD OPERAND |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Coprocessor ID field—Identifies the coprocessor for this operation; coproces 000 results in an F-line exception for the MC68030.

Opmode field—Selects the instruction form.
010-Instruction is followed by one operand word.
011- Instruction is followed by two operand words.
100-Instruction has no following operand words.
Coprocessor Condition field-Specifies the coprocessor condition to be tes field is passed to the coprocessor, which provides directives to processor for processing this instruction.

## Assembler

Syntax: DBcc Dn, < label >

## Attributes: $\quad$ Size $=($ Word $)$

Description: Controls a loop of instructions. The parameters are a condition code register (counter), and a displacement value. The instruction first tests the con termination; if it is true, no operation is performed. If the termination conditic true, the low-order 16 bits of the counter data register decrement by one. If th is -1 , execution continues with the next instruction. If the result is not equa execution continues at the location indicated by the current value of the counter plus the sign-extended 16 -bit displacement. The value in the program is the address of the instruction word of the DBcc instruction plus tu displacement is a twos complement integer that represents the relative dis bytes from the current program counter to the destination program counter. O code cc specifies one of the following conditional tests (refer to Table 3-19 information on these conditional tests):

| Mnemonic | Condition |
| :---: | :---: |
| CC(HI) | Carry Clear |
| CS(LO) | Carry Set |
| EQ | Equal |
| F | False |
| GE | Greater or Equal |
| GT | Greater Than |
| HI | High |
| LE | Less or Equal |


| Mnemonic | Condition |
| :---: | :---: |
| LS | Low or Same |
| LT | Less Than |
| MI | Minus |
| NE | Not Equal |
| PL | Plus |
| T | True |
| VC | Overflow Clear |
| VS | Overflow Set |

## Condition Codes:

Not affected.

## Instruction Fields:

Condition field-The binary code for one of the conditions listed in the table.
Register field-Specifies the data register used as the counter.
Displacement field-Specifies the number of bytes to branch.

## NOTE

The terminating condition is similar to the UNTIL loop clauses of high-level languages. For example: DBMI can be stated as "decrement and branch until minus".

Most assemblers accept DBRA for DBF for use when only a count terminates the loop (no condition is tested).

A program can enter a loop at the beginning or by branching to the trailing DBcc instruction. Entering the loop at the beginning is useful for indexed addressing modes and dynamically specified bit operations. In this case, the control index count must be one less than the desired number of loop executions. However, when entering a loop by branching directly to the trailing DBcc instruction, the control count should equal the loop execution count. In this case, if a zero count occurs, the DBcc instruction does not branch, and the main loop is not executed.
*DIVS.L < ea > ,Dq
$32 / 32 \rightarrow 32 q$
*DIVS.L < ea > , Dr:Dq
64/32 $\rightarrow 32 r-32 q$
*DIVSL.L < ea > ,Dr:Dq $\quad 32 / 32 \rightarrow 32 r$-32q
*Applies to MC68020, MC68030, MC68040, CPU32 only

## Attributes: Size $=($ Word, Long $)$

Description: Divides the signed destination operand by the signed source oper stores the signed result in the destination. The instruction uses one of four for word form of the instruction divides a long word by a word. The result is a qu the lower word (least significant 16 bits) and a remainder in the upper wo significant 16 bits). The sign of the remainder is the same as the sign of the di

The first long form divides a long word by a long word. The result is a long quo remainder is discarded.

The second long form divides a quad word (in any two data registers) by a lo The result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-w tient and a long-word remainder.

Two special conditions may arise during the operation:

1. Division by zero causes a trap.
2. Overflow may be detected and set before the instruction completes. If struction detects an overflow, it sets the overflow condition code, and $t$ ands are unaffected.

## Condition Codes:

| X | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | 0 |

X—Not affected.
N - Set if the quotient is negative; cleared otherwise; undefined if overflow by zero occurs.
Z - Set if the quotient is zero; cleared otherwise; undefined if overflow or zero occurs.
V - Set if division overflow occurs; undefined if divide by zero occurs; clea erwise.
C - Always cleared.


## Instruction Fields:

Register field-Specifies any of the eight data registers. This field always spe destination operand.

Effective Address field-Specifies the source operand. Only data alterable a modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, P C, X n\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.

## NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | 0 |  | 1 | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  | OD |  | REGI: |
| 0 | REGISTER Dq |  |  | 1 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## Instruction Fields:

Effective Address field—Specifies the source operand. Only data alterable ad modes can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |


| Addressing Mode | Mode | Res |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}]$, od $)$ | 110 | reg. number:An |
| :--- | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

Register Dq field—Specifies a data register for the destination operand. The Ic 32 bits of the dividend comes from this register, and the 32-bit quotient i: into this register.

Size field—Selects a 32- or 64-bit division operation.
0 - 32-bit dividend is in register Dq.
1 - 64-bit dividend is in Dr - Dq.

## NOTE

Overflow occurs if the quotient is larger than a 32-bit signed integer.

Syntax:
*DIVU.L < ea > ,Dq
$32 / 32 \rightarrow 32 q$
*DIVU.L < ea > ,Dr:Dq
$64 / 32 \rightarrow 32 r-32 q$
*DIVUL.L < ea > ,Dr:Dq 32/32 $\rightarrow$ 32r-32q
*Applies to MC68020, MC68030, MC68040, CPU32 only.

Attributes: $\quad$ Size $=($ Word, Long $)$
Description:
Divides the unsigned destination operand by the unsigneo operand and stores the unsigned result in the destination. The instruction use four forms. The word form of the instruction divides a long word by a word. Th is a quotient in the lower word (least significant 16 bits) and a remainder in th word (most significant 16 bits).

The first long form divides a long word by a long word. The result is a long quo remainder is discarded.

The second long form divides a quad word (in any two data registers) by a lo The result is a long-word quotient and a long-word remainder.

The third long form divides a long word by a long word. The result is a long-w tient and a long-word remainder.

Two special conditions may arise during the operation:

1. Division by zero causes a trap.
2. Overflow may be detected and set before the instruction completes. If struction detects an overflow, it sets the overflow condition code, and t ands are unaffected.

## Condition Codes:

| X | N | Z | C |  |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | 0 |

X - Not affected.
N - Set if the quotient is negative; cleared otherwise; undefined if overflow by zero occurs.
Z - Set if the quotient is zero; cleared otherwise; undefined if overflow or zero occurs.
V - Set if division overflow occurs; cleared otherwise; undefined if divide occurs.
C - Always cleared.


## Instruction Fields:

Register field-Specifies any of the eight data registers; this field always spe destination operand.

Effective Address field-Specifies the source operand. Only data addressir can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | R |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

**Can be used with CPU32.

## NOTE

Overflow occurs if the quotient is larger than a 16-bit signed integer.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |  | OD |  | REGI |
| 0 | REGISTER Dq |  |  | 0 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## Instruction Fields:

Effective Address field-Specifies the source operand. Only data addressing can be used as listed in the following tables:

MC68020, MC68030, and MC68040 only

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . \mathrm{W}$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}]$, od $)$ | 110 | reg. number:An |
| :--- | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

Register Dq field—Specifies a data register for the destination operand. The Ic 32 bits of the dividend comes from this register, and the 32-bit quotient i: into this register.

Size field—Selects a 32- or 64-bit division operation.
0 - 32-bit dividend is in register Dq.
1 - 64-bit dividend is in $\mathrm{Dr}-\mathrm{Dq}$.

## NOTE

Overflow occurs if the quotient is larger than a 32-bit unsigned integer.

Syntax:
EOR Dn, < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Performs an exclusive-OR operation on the destination operand source operand and stores the result in the destination location. The siz operation may be specified to be byte, word, or long. The source operand $m$ data register. The destination operand is specified in the effective address fiel

## Condition Codes:

| x | N | z | V | c |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

## WORD

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Register field—Specifies any of the eight data registers.
Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 100 | 101 | 110 | $<$ ea $>\oplus \mathrm{Dn} \rightarrow<$ ea $>$ |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## NOTE

Memory-to-data-register operations are not allowed. Most assemblers use EORI when the source is immediate data.

Syntax:
EORI \# < data > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Performs an exclusive-OR operation on the destination operand immediate data and the destination operand and stores the result in the de location. The size of the operation may be specified as byte, word, or long. Th the immediate data matches the operation size.

## Condition Codes:

| x | N | z | v | c |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 | 0 |  |

X — Not affected.
N - Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  | SIZE |  |  | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | SIZE |  |  | MODE |  | REGI |
| 16-BIT WORD DATA |  |  |  |  |  |  |  | 8-BIT BYTE DATA |  |  |  |  |  |

00- byte operation
01- Word operation
10-Long operation
Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $(\mathrm{bbd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.
Immediate field-Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is next two immediate words.

## Assembler

Syntax: EORI \# < data > ,CCR

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Performs an exclusive-OR operation on the condition code register $u$ immediate operand and stores the result in the condition code register (low-or of the status register). All implemented bits of the condition code register are a

## Condition Codes:

| X | N | z | V | c |
| :---: | :---: | :---: | :---: | :---: |
| * | * | * | * | * |

X - Changed if bit 4 of immediate operand is one; unchanged otherwise.
N - Changed if bit 3 of immediate operand is one; unchanged otherwise.
Z - Changed if bit 2 of immediate operand is one; unchanged otherwise.
V - Changed if bit 1 of immediate operand is one; unchanged otherwise.
C - Changed if bit 0 of immediate operand is one; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | 8 -BIT BYTE DATA |  |  |  |

Syntax: EXG Ax,Ay EXG Dx,Ay

## Attributes: $\quad$ Size $=($ Long $)$

Description: Exchanges the contents of two 32-bit registers. The instruction perfo types of exchanges.

1. Exchange data registers.
2. Exchange address registers.
3. Exchange a data register and an address register.

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Fields:

Register Rx field-Specifies either a data register or an address register dep the mode. If the exchange is between data and address registers, this fie specifies the data register.

Opmode field-Specifies the type of exchange.
01000-Data registers
01001-Address registers
10001-Data register and address register
Register Ry field-Specifies either a data register or an address register dep the mode. If the exchange is between data and address registers, this fie specifies the address register.

Attributes: $\quad$ Size $=($ Word, Long $)$
Description: Extends a byte in a data register to a word or a long word, or a word register to a long word, by replicating the sign bit to the left. If the operation e) byte to a word, bit 7 of the designated data register is copied to bits $15-8$ of $t$ register. If the operation extends a word to a long word, bit 15 of the designa register is copied to bits 31-16 of the data register. The EXTB form copies bit designated register to bits 31-8 of the data register.

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | OPMODE | 0 | 0 | 0 | 1 |  |  |

## Instruction Fields:

Opmode field—Specifies the size of the sign-extension operation.
010-Sign-extend low-order byte of data register to word.
011-Sign-extend low-order word of data register to long.
111- Sign-extend low-order byte of data register to long.
Register field—Specifies the data register is to be sign-extended.
*The MC68000 and MC68008 cannot write the vector offset and format code to the system stack.

## Assembler Syntax:

## ILLEGAL

## Attributes: Unsized

Description: Forces an illegal instruction exception, vector number 4. All oth instruction bit patterns are reserved for future extension of the instructior should not be used to force an exception.

## Condition Codes:

Not affected.

## Instruction Format:



## Attributes: Unsized

Description: Program execution continues at the effective address specified instruction. The addressing mode for the effective address must be a addressing mode.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |

## Instruction Field:

Effective Address field-Specifies the address of the next instruction. Only addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

## Attributes: Unsized

Description: Pushes the long-word address of the instruction immediately foll JSR instruction onto the system stack. Program execution then continu address specified in the instruction.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | EFFECTIVE ADDRESS |  |  |

## Instruction Field:

Effective Address field-Specifies the address of the next instruction. On addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.

## Attributes: $\quad$ Size $=($ Long $)$

Description: Loads the effective address into the specified address register. All 3 the address register are affected by this instruction.

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Fields:

Register field—Specifies the address register to be updated with the effective a
Effective Address field—Specifies the address to be loaded into the address Only control addressing modes can be used as listed in the following tab

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

Syntax: LINK An, \# < displacement >

## Attributes: $\quad$ Size $=\left(\right.$ Word, Long $\left.{ }^{*}\right)$ *MC68020, MC68030, MC68040 and CPU32 only.

Description: Pushes the contents of the specified address register onto the sta loads the updated stack pointer into the address register. Finally, displacement value to the stack pointer. For word-size operation, the displa the sign-extended word following the operation word. For long size oper displacement is the long word following the operation word. The addres occupies one long word on the stack. The user should specify a negative disp in order to allocate stack area.

## Condition Codes:

Not affected.

## Instruction Format:

WORD

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | REG |

## Instruction Format:

LONG

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | REC |
| HIGH-ORDER DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LOW-ORDER DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

Displacement field—Specifies the twos complement integer to be added to $t$ pointer.

## NOTE

LINK and UNLK can be used to maintain a linked list of local data and parameter areas on the stack for nested subroutine calls.

Syntax:
LSd \# < data > ,Dy
LSd < ea > where d is direction, L or R

## Attributes: <br> Size $=($ Byte, Word, Long $)$

Description: Shifts the bits of the operand in the direction specified (L or R). The receives the last bit shifted out of the operand. The shift count for the shi register is specified in two different ways:

1. Immediate-The shift count $(1-8)$ is specified in the instruction.
2. Register-The shift count is the value in the data register specified in struction modulo 64.

The size of the operation for register destinations may be specified as byte long. The contents of memory, < ea > , can be shifted one bit only, and the size is restricted to a word.

The LSL instruction shifts the operand to the left the number of positions sp the shift count. Bits shifted out of the high-order bit go to both the carry and ti bits; zeros are shifted into the low-order bit.


The LSR instruction shifts the operand to the right the number of positions sp the shift count. Bits shifted out of the low-order bit go to both the carry and th bits; zeros are shifted into the high-order bit.


```
    * * * * 
```

X - Set according to the last bit shifted out of the operand; unaffected fc count of zero.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Always cleared.
C - Set according to the last bit shifted out of the operand; cleared for a sh of zero.

## Instruction Format:

REGISTER SHIFTS


## Instruction Fields:

Count/Register field
If $\mathrm{i} / \mathrm{r}=0$, this field contains the shift count. The values $1-7$ represent shifts value of zero specifies a shift count of eight.
If $i / r=1$, the data register specified in this field contains the shift count (mod
dr field—Specifies the direction of the shift.
0 - Shift right
1 - Shift left
Size field—Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation i/r field
If $i / r=0$, specifies immediate shift count.
If $i / r=1$, specifies register shift count.
Register field—Specifies a data register to be shifted.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: | ---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | dr | 1 | 1 | EFFECTIVE ADDRESS <br> RODE |  |  |  |

## Instruction Fields:

dr field—Specifies the direction of the shift.
0 - Shift right
1 - Shift left
Effective Address field-Specifies the operand to be shifted. Only memory addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

Syntax:
MOVE < ea > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Moves the data at the source to the destination location and sets the c codes according to the data. The size of the operation may be specified as by or long. Condition Codes:

| X | N | Z | V |  |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:



## Instruction Fields:

Size field-Specifies the size of the operand to be moved.
01 - Byte operation
11 - Word operation
10 - Long operation

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

| Addressing Mode | Mode | Register | Addressing Mode | Mode | Res |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn | ( $\mathrm{x} x \mathrm{x}$ ).W | 111 | 0 |
| An | 001 | reg. number:An | ( xxx ). L | 111 | 0 |
| (An) | 010 | reg. number:An | \#<data> | 111 |  |
| (An) + | 011 | reg. number:An |  |  |  |
| - (An) | 100 | reg. number:An |  |  |  |
| $\left(d_{16}, A n\right)$ | 101 | reg. number:An | $\left(d_{16}, \mathrm{PC}\right)$ | 111 |  |
| ( $\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}$ ) | 110 | reg. number:An | ( $\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}$ ) | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{\star *}$ | 111 | 011 |
| :---: | :---: | :--- |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 011 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 011 |

*For byte size operation, address register direct is not allowed.
${ }^{* *}$ Can be used with CPU32.

## NOTE

Most assemblers use MOVEA when the destination is an address register.

MOVEQ can be used to move an immediate 8-bit value to a data register.

Syntax:

## Attributes: $\quad$ Size $=$ (Word, Long)

Description: Moves the contents of the source to the destination address register of the operation is specified as word or long. Word-size source operands extended to 32 -bit quantities.

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Fields:

Size field—Specifies the size of the operand to be moved.
11 - Word operation; the source operand is sign-extended to a long ope all 32 bits are loaded into the address register.
10 - Long operation.
Destination Register field—Specifies the destination address register.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

*Can be used with CPU32.

Operation:

## Assembler

Syntax:
MOVE CCR, < ea >
Attributes: $\quad$ Size $=($ Word $)$
Description: Moves the condition code bits (zero-extended to word size) to the $d$ location. The operand size is a word. Unimplemented bits are read as zeros.

Condition Codes:
Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  |  |  |  |

Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, P C, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## NOTE

MOVE from CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

Assembler
Syntax:

## Attributes: $\quad$ Size $=($ Word $)$

Description: Moves the low-order byte of the source operand to the condition cod The upper byte of the source operand is ignored; the upper byte of the statu is not altered.

## Condition Codes:

| X | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

$X$ - Set to the value of bit 4 of the source operand.
N - Set to the value of bit 3 of the source operand.
$Z$ - Set to the value of bit 2 of the source operand.
V - Set to the value of bit 1 of the source operand.
C - Set to the value of bit 0 of the source operand.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |

Effective Address field-Specifies the location of the source operand. O addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

*Can be used with CPU32.

## NOTE

MOVE to CCR is a word operation. ANDI, ORI, and EORI to CCR are byte operations.

Assembler
Syntax:
MOVE SR, < ea >
Attributes: $\quad$ Size $=($ Word $)$
Description: Moves the data in the status register to the destination loca destination is word length. Unimplemented bits are read as zeros.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |

## Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

NOTE
Use the MOVE from CCR instruction to access only the condition codes. Memory destination is read before it is written to.

Syntax:
MOVE16 (xxx).L,(An)
MOVE16 (xxx).L,(An) +
MOVE16 (An),(xxx).L
MOVE16 (An) + ,(xxx).L

## Attributes: $\quad$ Size $=($ Line $)$

Description: Moves the source line to the destination line. The lines are aligned to boundaries. Applications for this instruction include coprocessor commun memory initialization, and fast block copy operations.

MOVE16 has two formats. The postincrement format uses the postincrement ing mode for both source and destination; whereas, the absolute format spe absolute long address for either the source or destination.

Line transfers are performed using burst reads and writes, which begin with word pointed to by the effective address of the source and destination, respect address register used in the postincrement addressing mode is incremente after the transfer.

Example: MOVE16 (A0) + \$FE802 A0 $=\$ 1400 \mathrm{~F}$
The line at address $\$ 14000$ is read into a temporary holding register by a bl transfer starting with long-word $\$ 14000$. Address values in A0 of $\$ 14000$ cause the same line to be read, starting at different long words. The line is the to the line at address \$FE800 beginning with long-word \$FE800 after the instru contains \$1401F.

Source line at $\$ 14000$ :

| $\$ 14000$ | $\$ 14004$ | $\$ 14008$ | $\$ 1400 \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| LONG WORD 0 | LONG WORD 1 | LONG WORD 2 | LONG WORD 3 |

Destination line at \$FE8000:

| \$FE800 | \$FE804 | \$FE808 | \$FE80C |
| :---: | :---: | :---: | :---: |
| LONG WORD 0 | LONG WORD 1 | LONG WORD 2 | LONG WORD 3 |

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | REGI |  |
| 1 | REGISTER Ay |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Register Ax—Specifies a source address register for the postincrement ad mode.

Register Ay—Specifies a destination address register for the posti addressing mode.

## Instruction Format:

Absolute Long Address Source or Destination

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 43 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | OPMODE | REGI: |
| HIGH-ORDER ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |
| LOW-ORDER ADDRESS |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Opmode field—Specifies the addressing modes used for source and destina

| Opmode | Source | Destinati on | Assembler Syntax |
| :---: | :---: | :---: | :---: |
| 00 | $(A y)+$ | $(x x x) . L$ | MOVE16 (Ay),$+(x x x) . L$ |
| 01 | $(x x x) . L$ | $(A y)+$ | MOVE16 (xxx).L,(Ay) + |
| 10 | $(A y)$ | $(x x x) . L$ | MOVE16 (Ay),(xxx).L |
| 11 | $(x x x) . L$ | $(A y)$ | MOVE16 (xxx).L,(Ay) |

Register Ay-Specifies an address register for the indirect and posti addressing mode used as a source or destination.

32-Bit Address field—Specifies the absolute address used as a source or de

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: Moves the contents of selected registers to or from consecutive locations starting at the location specified by the effective address. A re selected if the bit in the mask field corresponding to that register is set. The in size determines whether 16 or 32 bits of each register are transferred. In the c word transfer to either address or data registers, each word is sign-extended tc and the resulting long word is loaded into the associated register.

Selecting the addressing mode also selects the mode of operation of the instruction, and only the control modes, the predecrement mode, and the po ment mode are valid. If the effective address is specified by one of the contro the registers are transferred starting at the specified address, and the address mented by the operand length (2 or 4) following each transfer. The order of th ters is from D0 to D7, then from A0 to A7.

If the effective address is specified by the predecrement mode, only a registerory operation is allowed. The registers are stored starting at the specified minus the operand length (2 or 4), and the address is decremented by the length following each transfer. The order of storing is from A7 to A0, then fro D0. When the instruction has completed, the decremented address register the address of the last operand stored. For the MC68020, MC68030, MC68( CPU32, if the addressing register is also moved to memory, the value written i tial register value decremented by the size of the operation. The MC68( MC68010 write the initial register value (not decremented).

If the effective address is specified by the postincrement mode, only a memor ister operation is allowed. The registers are loaded starting at the specified the address is incremented by the operand length (2 or 4) following each trans order of loading is the same as that of control mode addressing. When the in: has completed, the incremented address register contains the address of the and loaded plus the operand length. If the addressing register is also loas memory, the memory value is ignored and the register is written with the p mented effective address.

## Instruction Format:



## Instruction Fields:

dr field-Specifies the direction of the transfer.
0 - Register to memory.
1 - Memory to register.
Size field-Specifies the size of the registers being transferred.
0 - Word transfer
1 - Long transfer
Effective Address field—Specifies the memory address for the operation. Fo to-memory transfers, only control alterable addressing modes predecrement addressing mode can be used as listed in the following ti

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Req |
| :---: | :---: | ---: |
| $(x x x) . \mathrm{W}$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| $([b d, P C], X n, o d)$ | 111 | 0 |

*Can be used with CPU32.
Register List Mask field-Specifies the registers to be transferred. The lowcorresponds to the first register to be transferred; the high-order bit corr to the last register to be transferred. Thus, for both control moc postincrement mode addresses, the mask correspondence is:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D |

For the predecrement mode addresses, the mask correspondence is reversed

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | A0 | A1 | A2 | A3 | A4 | A5 | A |

Syntax: MOVEP (d16,Ay),Dx

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: Moves data between a data register and alternate bytes within the space starting at the location specified and incrementing by two. The high-c of the data register is transferred first, and the low-order byte is transferred memory address is specified in the address register indirect plus 16-bit disp addressing mode. This instruction was originally designed for interfac peripherals on a 16-bit data bus, such as the MC68000 bus. Although suppor MC68020, MC68030, and MC68040, this instruction is not useful for those pi with an external 32-bit bus.

Example: Long transfer to/from an even address.
Byte Organization in Register

| 24 | 23 | 16 |  | 15 |
| :---: | :---: | :---: | :---: | :---: |
| HIGH ORDER | MID UPPER | MID LOWER | LOW ORDER |  |

## Byte Organization in 16-Bit Memory (Low Address at Top)

| 15 | 7 |
| :---: | :---: |
| HIGH ORDER |  |
| MID UPPER |  |
| MID LOWER |  |
| LOW ORDER |  |



Example:Word transfer to/from (odd address).
Byte Organization in Register

| 31 | 24 | 23 | 16 | 15 |  | 8 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | HIGH ORDER | LOW ORDER |  |  |  |  |

Byte Organization in
16-Bit Memory
(Low Address at Top)

| 15 | 8 |
| :--- | :---: |
|  | 7 |
|  | HIGH ORDER |
|  | LOW ORDER |

## Byte Organization in 32-Bit Memory

| 31 | 24 | 23 | 16 | 15 | 8 | 7 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | HIGH ORDER |  |
|  |  |  |  |  |  |  |  |
|  |  |  | Or |  |  |  |  |
| 31 | 24 | 23 | 16 | 15 | 8 | 7 | 0 |
|  |  | HIGH ORDER |  |  |  | LOW ORDER |  |

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | DATA REGISTER | OPMODE | 0 | 0 | 1 | ADDRES $s$ |  |  |  |  |
| 16 -BIT DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Data Register field-Specifies the data register for the instruction.
Opmode field-Specifies the direction and size of the operation.
100-Transfer word from memory to register.
101- Transfer long from memory to register.
110- Transfer word from register to memory.
111- Transfer long from register to memory.
Address Register field-Specifies the address register which is used in the register indirect plus displacement addressing mode.

Displacement field—Specifies the displacement used in the operand addres

Syntax:
MOVEQ \# < data > ,Dn

## Attributes: $\quad$ Size $=($ Long $)$

Description: Moves a byte of immediate data to a 32-bit data register. The data in field within the operation word is sign- extended to a long operand in the data as it is transferred.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Register field—Specifies the data register to be loaded.
Data field-Eight bits of data, which are sign-extended to a long operand.

Syntax:
*MULS.L < ea > ,DI $32 \times 32 \rightarrow 32$
*MULS.L < ea > ,Dh - DI $32 \times 32 \rightarrow 64$
*Applies to MC68020, MC68030, MC68040, CPU32
Attributes: $\quad$ Size $=($ Word, Long $)$
Description: Multiplies two signed operands yielding a signed result. This instruct word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and is a long-word operand. A register operand is the low-order word; the upper w register is ignored. All 32 bits of the product are saved in the destination data

In the long form, the multiplier and multiplicand are both long- word operands result is either a long word or a quad word. The long-word result is the low-oro of the quad- word result; the high-order 32 bits of the product are discarded.

## Condition Codes:

| X | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if overflow; cleared otherwise.
C - Always cleared.

## NOTE

Overflow ( $\mathrm{V}=1$ ) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if the highorder 32 bits of the quad-word product are not the sign extension of the low- order 32 bits.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Register field-Specifies a data register as the destination.
Effective Address field—Specifies the source operand. Only data alterable ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Req |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . L$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 | 0 |
| $\left(d_{8}, P C, X n\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 | 0 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  | OD |  | REC |
| 0 | REGISTER DI |  |  | 1 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## Instruction Fields:

Effective Address field—Specifies the source operand. Only data addressir can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x)$. W | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 |  |
| $([b d, P C], X n, o d)$ | 111 |  |

*Can be used with CPU32.
Register DI field-Specifies a data register for the destination operand. T multiplicand comes from this register, and the low-order 32 bits of the pr loaded into this register.

Size field—Selects a 32- or 64-bit product.
0 - 32-bit product to be returned to register DI.
1 - 64-bit product to be returned to Dh - DI.
Register Dh field—If size is one, specifies the data register into which the $r$ 32 bits of the product are loaded. If $\mathrm{Dh}=\mathrm{Dl}$ and size is one, the res operation are undefined. Otherwise, this field is unused.

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: Multiplies two unsigned operands yielding an unsigned result. This in: has a word operand form and a long operand form.

In the word form, the multiplier and multiplicand are both word operands, and t is a long-word operand. A register operand is the low-order word; the upper wo register is ignored. All 32 bits of the product are saved in the destination data

In the long form, the multiplier and multiplicand are both long-word operands, result is either a long word or a quad word. The long-word result is the low-orde of the quad- word result; the high-order 32 bits of the product are discarded.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | 0 |

X — Not affected.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if overflow; cleared otherwise.
C - Always cleared.

## NOTE

Overflow ( $V=1$ ) can occur only when multiplying 32-bit operands to yield a 32-bit result. Overflow occurs if any of the high-order 32 bits of the quad-word product are not equal to zero.


## Instruction Fields:

Register field-Specifies a data register as the destination.
Effective Address field—Specifies the source operand. Only data addressir can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

## MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |  | OD |  | REGI |
| 0 | REGISTER DI |  |  | 0 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## Instruction Fields:

Effective Address field-Specifies the source operand. Only data addressing can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, A n], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(b d, P C, X n)^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([b d, P C, X n], o d)$ | 111 | 0 |
| ([bd,PC],Xn,od) | 111 | 0 |

*Can be used with CPU32.
Register DI field-Specifies a data register for the destination operand. Th multiplicand comes from this register, and the low-order 32 bits of the pro loaded into this register.

Size field-Selects a 32 - or 64-bit product.
$0-32$-bit product to be returned to register DI.
1 - 64-bit product to be returned to Dh - DI.
Register Dh field-If size is one, specifies the data register into which the his 32 bits of the product are loaded. If $\mathrm{Dh}=\mathrm{DI}$ and size is one, the resul operation are undefined. Otherwise, this field is unused.

Syntax:
NBCD < ea >

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Subtracts the destination operand and the extend bit from zero. The is performed using binary-coded decimal arithmetic. The packed binary-code result is saved in the destination location. This instruction produces complement of the destination if the extend bit is zero or the nines complen extend bit is one. This is a byte operation only.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | U | $*$ | U | $*$ |

X - Set the same as the carry bit.
N - Undefined.
Z — Cleared if the result is nonzero; unchanged otherwise.
V —Undefined.
C - Set if a decimal borrow occurs; cleared otherwise.

## NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

Syntax:
NEG < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the destination operand from zero and stores the res destination location. The size of the operation is specified as byte, word, or l

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if an overflow occurs; cleared otherwise.
C - Cleared if the result is zero; set otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | SIZE | EFFECTIVE ADDRESS |  |  |  |

Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(x x x) . W$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $(\mathrm{[bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

Syntax:
NEGX < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the destination operand and the extend bit from zero. result in the destination location. The size of the operation is specified as by or long.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set the same as the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Cleared if the result is nonzero; unchanged otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.

## NOTE

Normally the Z condition code bit is set via programming before the start of the operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(A n)$ | 010 | reg. number:An |
| $(A n)+$ | 011 | reg. number:An |
| $-(A n)$ | 100 | reg. number:An |
| $\left(d_{16}, A n\right)$ | 101 | reg. number:An |
| $\left(d_{8}, A n, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Req |
| :---: | :---: | ---: |
| $(x x x) . \mathrm{W}$ | 111 | 0 |
| $(x x x) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## Attributes: Unsized

Description: Performs no operation. The processor state, other than the progran is unaffected. Execution continues with the instruction following the NOP in The NOP instruction does not begin execution until all pending bus cyc completed. This synchronizes the pipeline and prevents instruction overlap.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |

Syntax:
NOT < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description:Calculates the ones complement of the destination operand and st result in the destination location. The size of the operation is specified as byt or long.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

00-Byte operation
01- Word operation
10- Long operation
Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - |  |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

Syntax:
OR Dn, < ea >
Attributes: $\quad$ Size $=($ Byte, Word, Long $)$
Description: Performs an inclusive-OR operation on the source operand destination operand and stores the result in the destination location. The siz operation is specified as byte, word, or long. The contents of an address regis not be used as an operand.

## Condition Codes:

| x | N | z | V | c |
| :---: | :---: | :---: | :---: | :---: |
| - | * | * | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:



## Instruction Fields:

Register field-Specifies any of the eight data registers.

## Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 000 | 001 | 010 | $<$ ea $>\vee \mathrm{Vn} \rightarrow \mathrm{Dn}$ |
| 100 | 101 | 110 | $\mathrm{Dn} \mathrm{V}<\mathrm{ea}>\rightarrow\langle\mathrm{ea}>$ |


| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |  | $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |  | $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| ([bd,An],Xn,od) | 110 | reg. number:An |  | $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Ré |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([b d, A n, \mathrm{Xn}], o d)$ | 110 | reg. number:An |
| $([b d, A n], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], o d)$ | - |  |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## NOTE

If the destination is a data register, it must be specified using the destination Dn mode, not the destination < ea > mode.

Most assemblers use ORI when the source is immediate data.

Syntax:

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Performs an inclusive-OR operation on the immediate data destination operand and stores the result in the destination location. The s operation is specified as byte, word, or long. The size of the immediate data the operation size.

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 |  |  | 0 | 0 |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SIZE |  |  | MOD |  | REC |
| 16-BIT WORD DATA |  |  |  |  |  |  |  | 8-BIT BYTE DATA |  |  |  |  |  |

01- Word operation
10-Long operation
Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.
Immediate field—Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is the next two immediate words.

## Assembler

Syntax: $\quad$ ORI \# < data > , CCR

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Performs an inclusive-OR operation on the immediate operand condition codes and stores the result in the condition code register (low-ord the status register). All implemented bits of the condition code register are af

## Condition Codes:

| X | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: | V C

X - Set if bit 4 of immediate operand is one; unchanged otherwise.
N - Set if bit 3 of immediate operand is one; unchanged otherwise.
Z - Set if bit 2 of immediate operand is one; unchanged otherwise.
V - Set if bit 1 of immediate operand is one; unchanged otherwise. C - Set if bit 0 of immediate operand is one; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 10 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | 3 | 8 -BIT BYTE DATA |  |  |  |

## Attributes: Unsized

Description: Adjusts and packs the lower four bits of each of two bytes into a sing
When both operands are data registers, the adjustment is added to the value c in the source register. Bits $11-8$ and $3-0$ of the intermediate result are conc and placed in bits $7-0$ of the destination register. The remainder of the de register is unaffected.

Source:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | a | b | c | d | X | X | X | X | e | f |  |
| Dx |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Add Adjustment Word:

15
16-BIT EXTENSION
Resulting in:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x' | x' | x' | x' | a' | b' | c' | d' | x' | X | x' | x' | e' | f' | g |

Destination:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| u | u | u | u | u | u | u | u | a' | b' | c' | d' | e' | f' | 9 |
| Dy |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

When the predecrement addressing mode is specified, two bytes from the so fetched and concatenated. The adjustment word is added to the concatenate Bits $3-0$ of each byte are extracted. These eight bits are concatenated to for byte which is then written to the destination.

| x | x | x | x | a | b | c | d |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | e | f | g | h |
| Ax |  |  |  |  |  |  |  |

Concatenated Word:


Add Adjustment Word:
15

Destination:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{a}^{\prime}$ | $\mathrm{b}^{\prime}$ | $\mathrm{c}^{\prime}$ | $\mathrm{d}^{\prime}$ | $\mathrm{e}^{\prime}$ | $\mathrm{f}^{\prime}$ | $\mathrm{g}^{\prime}$ | $\mathrm{h}^{\prime}$ |
| Ay |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | REGISTER Dy/Ay | 1 | 0 | 1 | 0 | 0 | R/M | REGIS |  |

If $R / M=1$, specifies an address register in the predecrement addressing $m$
R/M field—Specifies the operand addressing mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Dx/Ax field—Specifies the source register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register in the predecrement addressing $m$
Adjustment field—Immediate data word that is added to the source operand. T is zero to pack ASCII or EBCDIC codes. Other values can be used codes.

## Attributes: $\quad$ Size $=($ Long $)$

Description: Computes the effective address and pushes it onto the stack. The address is a long address.

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Field:

Effective Address field-Specifies the address to be pushed onto the sta control addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([b d, A n, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, A n], X n, o d)$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*Can be used with CPU32.

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Rotates the bits of the operand in the direction specified (L or R). The bit is not included in the rotation. The rotate count for the rotation of a re specified in either of two ways:

1. Immediate-The rotate count $(1-8)$ is specified in the instruction.
2. Register-The rotate count is the value in the data register specified in struction, modulo 64.

The size of the operation for register destinations is specified as byte, word, The contents of memory, (ROd < ea > ), can be rotated one bit only, and oper is restricted to a word.

The ROL instruction rotates the bits of the operand to the left; the rotate cou mines the number of bit positions rotated. Bits rotated out of the high-order bit carry bit and also back into the low-order bit.

ROL:


The ROR instruction rotates the bits of the operand to the right; the rotate cou mines the number of bit positions rotated. Bits rotated out of the low-order bit carry bit and also back into the high-order bit.

ROR:


X — Not affected.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Set according to the last bit rotated out of the operand; cleared when count is zero.

## Instruction Format:

REGISTER ROTATE


## Instruction Fields:

Count/Register field:
If $\mathrm{i} / \mathrm{r}=0$, this field contains the rotate count. The values $1-7$ represent co
-7 , and zero specifies a count of eight.
If $\mathrm{i} / \mathrm{r}=1$, this field specifies a data register that contains the rotate count (mo
dr field-Specifies the direction of the rotate.
0 - Rotate right
1 - Rotate left
Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
$\mathrm{i} / \mathrm{r}$ field—Specifies the rotate count location.
If $i / r=0$, immediate rotate count.
If $\mathrm{i} / \mathrm{r}=1$, register rotate count.
Register field-Specifies a data register to be rotated.
8
7
6

## Instruction Fields:

dr field-Specifies the direction of the rotate.
0 - Rotate right
1 - Rotate left
Effective Address field-Specifies the operand to be rotated. Only memory addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | :--- |
| $(x x x) . W$ | 111 | 000 |
| $(x x x) . \mathrm{L}$ | 111 | 001 |
| \#<data> | - | - |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | - | - |
| $\left(d_{8}, P C, X n\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

ROXd \# < data > ,Dy
ROXd < ea > where $d$ is direction, $L$ or $R$

Attributes:
Size $=($ Byte, Word, Long $)$
Description: Rotates the bits of the operand in the direction specified (L or R). Tr bit is included in the rotation. The rotate count for the rotation of a register is in either of two ways:

1. Immediate-The rotate count $(1-8)$ is specified in the instruction.
2. Register-The rotate count is the value in the data register specified struction, modulo 64.
The size of the operation for register destinations is specified as byte, woro The contents of memory, < ea > , can be rotated one bit only, and operar restricted to a word. The ROXL instruction rotates the bits of the operand to th rotate count determines the number of bit positions rotated. Bits rotated out of order bit go to the carry bit and the extend bit; the previous value of the $\epsilon$ rotates into the low-order bit.


The ROXR instruction rotates the bits of the operand to the right; the rotate co mines the number of bit positions rotated. Bits rotated out of the low-order bit carry bit and the extend bit; the previous value of the extend bit rotates into order bit.


$X$ - Set to the value of the last bit rotated out of the operand; unaffected $n$ rotate count is zero.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Always cleared.
C - Set according to the last bit rotated out of the operand; when the rotate zero, set to the value of the extend bit.

## Instruction Format:

REGISTER ROTATE


## Instruction Fields:

Count/Register field:
If $\mathrm{i} / \mathrm{r}=0$, this field contains the rotate count. The values $1-7$ represent cou
-7 , and zero specifies a count of eight.
If $\mathrm{i} / \mathrm{r}=1$, this field specifies a data register that contains the rotate count (moc
dr field-Specifies the direction of the rotate.
0 - Rotate right
1 - Rotate left

10 - Long operation
$\mathrm{i} / \mathrm{r}$ field-Specifies the rotate count location.
If $\mathrm{i} / \mathrm{r}=0$, immediate rotate count.
If $\mathrm{i} / \mathrm{r}=1$, register rotate count.
Register field—Specifies a data register to be rotated.

## Instruction Format:

MEMORY ROTATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | dr | 1 | 1 |  | MOD |  | REC |

## Instruction Fields:

dr field-Specifies the direction of the rotate.
0 - Rotate right
1 - Rotate left
Effective Address field—Specifies the operand to be rotated. Only memory addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(A n)$ | 010 | reg. number:An |
| $(A n)+$ | 011 | reg. number:An |
| $-(A n)$ | 100 | reg. number:An |
| $\left(d_{16}, A n\right)$ | 101 | reg. number:An |
| $\left(d_{8}, A n, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## Attributes: Unsized

Description: Pulls the program counter value from the stack and adds the sign-e 16 -bit displacement value to the stack pointer. The previous program counter lost.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |

## Instruction Field:

Displacement field-Specifies the twos complement integer to be sign-exten added to the stack pointer.

## Syntax:

RTM Rn

## Attributes: Unsized

Description: A previously saved module state is reloaded from the top of stack. module state is retrieved from the top of the stack, the caller's stack incremented by the argument count value in the module state.

## Condition Codes:

Set according to the content of the word on the stack.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | D/A | REG |

## Instruction Fields:

D/A field—Specifies whether the module data pointer is in a data or an address 0 - the register is a data register
1 - the register is an address register
Register field-Specifies the register number for the module data area poir restored from the saved module state. If the register specified is A7 updated value of the register reflects the stack pointer operations, and module data area pointer is lost.

## Attributes: Unsized

Description: Pulls the condition code and program counter values from the ste previous condition code and program counter values are lost. The superviso of the status register is unaffected.

## Condition Codes:

Set to the condition codes from the stack.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |

## Attributes: Unsized

Description: Pulls the program counter value from the stack. The previous prograr value is lost.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |

Syntax:
SBCD - (Ax), - (Ay)

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Subtracts the source operand and the extend bit from the destination and stores the result in the destination location. The subtraction is perform binary-coded decimal arithmetic; the operands are packed binary-coded numbers. The instruction has two modes:

1. Data register to data register-the data registers specified in the instruc tain the operands.
2. Memory to memory-the address registers specified in the instruction the operands from memory using the predecrement addressing mode.

This operation is a byte operation only.

## Condition Codes:

| X | N |  | Z | V |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | C |  |  |  |
| $*$ | U | $*$ | U | $*$ |

X - Set the same as the carry bit.
N - Undefined.
Z — Cleared if the result is nonzero; unchanged otherwise.
V — Undefined.
C - Set if a borrow (decimal) is generated; cleared otherwise.

## NOTE

Normally the $Z$ condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Register Dy/Ay field—Specifies the destination register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing
R/M field—Specifies the operand addressing mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Dx/Ax field—Specifies the source register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing

## Assembler

Syntax:
Attributes: Size = (Byte)

Description: Tests the specified condition code; if the condition is true, sets specified by the effective address to TRUE (all ones). Otherwise, sets that FALSE (all zeros). Condition code cc specifies one of the following conditio (refer to Table 3-19 for more information on these conditional tests):

| Mnemonic | Condition |
| :---: | :---: |
| CC(HI) | Carry Clear |
| CS(LO) | Carry Set |
| EQ | Equal |
| F | False |
| GE | Greater or Equal |
| GT | Greater Than |
| HI | High |
| LE | Less or Equal |


| Mnemonic | Condition |
| :---: | :---: |
| LS | Low or Same |
| LT | Less Than |
| MI | Minus |
| NE | Not Equal |
| PL | Plus |
| T | True |
| VC | Overflow Clear |
| VS | Overflow Set |

## Condition Codes:

Not affected.

## Instruction Fields:

Condition field-The binary code for one of the conditions listed in the table.
Effective Address field-Specifies the location in which the TRUE/FALSE by stored. Only data alterable addressing modes can be used as list following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |  |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $(\mathrm{bbd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## NOTE

A subsequent NEG.B instruction with the same effective address can be used to change the Scc result from TRUE or FALSE to the equivalent arithmetic value (TRUE = 1, FALSE = 0). In the MC68000 and MC68008, a memory destination is read before it is written.

Syntax:
SUB Dn, < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the source operand from the destination operand and st result in the destination. The size of the operation is specified as byte, word, The mode of the instruction indicates which operand is the source, whic destination, and which is the operand size.

## Condition Codes:

| X | N | Z |  | V |
| :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set to the value of the carry bit.
N - Set if the result is negative; cleared otherwise.
Z - Set if the result is zero; cleared otherwise.
V - Set if an overflow is generated; cleared otherwise.
C - Set if a borrow is generated; cleared otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | REGISTER | OPMODE | EFFECTIVE ADDRESS |  |  |  |  |  |  |

Opmode field

| Byte | Word | Long | Operation |
| :---: | :---: | :---: | :---: |
| 000 | 001 | 010 | $\mathrm{Dn}-<\mathrm{ea}>\rightarrow \mathrm{Dn}$ |
| 100 | 101 | 110 | $<\mathrm{ea}>-\mathrm{Dn} \rightarrow<\mathrm{ea}>$ |

Effective Address field—Determines the addressing mode. If the location spe source operand, all addressing modes can be used as listed in the tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . L$ | 111 |  |
| \#<data> | 111 |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, P C\right)$ | 111 |  |
| $\left(d_{8}, P C, \mathrm{Pn}\right)$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{* *}$ | 111 |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |  |

*For byte-sized operation, address register direct is not allowed.
**Can be used with CPU32.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| $A n$ | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], o d)$ | - |  |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.

## NOTE

If the destination is a data register, it must be specified as a destination Dn address, not as a destination < ea > address.

Most assemblers use SUBA when the destination is an address register and SUBI or SUBQ when the source is immediate data.

Syntax:
SUBA < ea > ,An

## Attributes: $\quad$ Size $=($ Word, Long $)$

Description: Subtracts the source operand from the destination address register a the result in the address register. The size of the operation is specified as wor Word-sized source operands are sign-extended to 32-bit quantities pri subtraction.

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Fields:

Register field—Specifies the destination, any of the eight address registers.
Opmode field-Specifies the size of the operation.
011- Word operation. The source operand is sign-extended to a long ope the operation is performed on the address register using all 32 bits.
111- Long operation.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | 111 | 1 |
|  |  |  |
|  |  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 | 0 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 | 0 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, A n], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 | 0 |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 | 0 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 | 0 |

*Can be used with CPU32.

Syntax:
SUBI \# < data > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the immediate data from the destination operand and result in the destination location. The size of the operation is specified as by or long. The size of the immediate data matches the operation size.

## Condition Codes:

| X | N |  | Z | C |
| :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |

X - Set to the value of the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V -Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SIZ |  |  |  | TI | DDRESS |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | SIZE |  |  | MOD |  | REC |
| 16-BIT WORD DATA |  |  |  |  |  |  |  | 8-BIT BYTE DATA |  |  |  |  |  |
| 32-BIT LONG DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |

Effective Address field-Specifies the destination operand. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, A n], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - | - |
| :---: | :---: | :--- |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - | - |

*Can be used with CPU32.
Immediate field-Data immediately following the instruction.
If size $=00$, the data is the low-order byte of the immediate word.
If size $=01$, the data is the entire immediate word.
If size $=10$, the data is the next two immediate words.

Syntax:
SUBQ \# < data > , < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the immediate data ( $1-8$ ) from the destination operand. of the operation is specified as byte, word, or long. Only word and long opera be used with address registers, and the condition codes are not affecte subtracting from address registers, the entire destination address register despite the operation size.

## Condition Codes:

| X | N |  | Z | V |
| :--- | :--- | :--- | :--- | :--- |
| $*$ | $*$ | $*$ | C |  |

X - Set to the value of the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.

## Instruction Format:



Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
Effective Address field—Specifies the destination location. Only alterable ad modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An $^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Rec |
| :---: | :---: | ---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 | 0 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 | 0 |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star *}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{\star *}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Word and long only.
** Can be used with CPU32.

Syntax:
SUBX - (Ax), - (Ay)

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Subtracts the source operand and the extend bit from the destinatior and stores the result in the destination

## location. The instruction has two modes:

1. Data register to data register-the data registers specified in the instru tain the operands.
2. Memory to memory-the address registers specified in the instruction the operands from memory using the predecrement addressing mode

The size of the operand is specified as byte, word, or long.

## Condition Codes:

| X | N | Z |  | V |  | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ |  |  |

X - Set to the value of the carry bit.
N - Set if the result is negative; cleared otherwise.
Z — Cleared if the result is nonzero; unchanged otherwise.
V - Set if an overflow occurs; cleared otherwise.
C - Set if a borrow occurs; cleared otherwise.
NOTE
Normally the $Z$ condition code bit is set via programming before the start of an operation. This allows successful tests for zero results upon completion of multiple-precision operations.

## Instruction Fields:

Register Dy/Ay field—Specifies the destination register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing $r$
Size field-Specifies the size of the operation.
00 - Byte operation
01 - Word operation
10 - Long operation
R/M field—Specifies the operand addressing mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Dx/Ax field-Specifies the source register:
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register for the predecrement addressing $r$

Syntax:
SWAP Dn

## Attributes: $\quad$ Size $=($ Word $)$

Description: Exchange the 16-bit words (halves) of a data register.

## Condition Codes:

| X | N | Z |  | V |
| :---: | :---: | :---: | :---: | :---: |
| C |  |  |  |  |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the 32-bit result is set; cleared otherwi Z — Set if the 32-bit result is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | REG |

## Instruction Field:

Register field—Specifies the data register to swap.

## Attributes: $\quad$ Size $=($ Byte $)$

Description: Tests and sets the byte operand addressed by the effective address $f$ instruction tests the current value of the operand and sets the N and Z cond appropriately. TAS also sets the high-order bit of the operand. The operation locked or read-modify-write transfer sequence. This instruction supports use or semaphore to coordinate several processors.

## Condition Codes:

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | 0 | 0 |

X — Not affected.
N - Set if the most significant bit of the operand is currently set; cleared oth
Z - Set if the operand was zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |

aiterable adaressing moaes can oe usea as ilsted in tne tollowing tade

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . W$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data> | - |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |  |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([b d, A n, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |  |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |  |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |  |

*Can be used with CPU32.
$\mathrm{SR} \rightarrow(\mathrm{SSP})$; Vector Address $\rightarrow \mathrm{PC}$
*The MC68000 and MC68008 do not write vector offset or format code to the system stack.

Assembler
Syntax: TRAP \# < vector >

## Attributes: Unsized

Description: Causes a TRAP \# < vector > exception. The instruction adds the im operand (vector) of the instruction to 32 to obtain the vector number. The vector values is $0-15$, which provides 16 vectors.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | VECTOR |

## Instruction Fields:

Vector field—Specifies the trap vector to be taken.

Assembler
Syntax:

TRAPcc
TRAPcc.W \# < data >
TRAPcc.L \# < data >

Attributes: $\quad$ Unsized or Size $=($ Word, Long $)$
Description: If the specified condition is true, causes a TRAPcc exception with number 7. The processor pushes the address of the next instruction word (cl the program counter) onto the stack. If the condition is not true, the processor no operation, and execution continues with the next instruction. The immen operand should be placed in the next word(s) following the operation wo available to the trap handler. Condition code cc specifies one of the conditional tests (refer to Table 3-19 for more information on these condition:

| Mnemonic | Condition |
| :---: | :---: |
| CC(HI) | Carry Clear |
| CS(LO) | Carry Set |
| EQ | Equal |
| F | False |
| GE | Greater or Equal |
| GT | Greater Than |
| HI | High |
| LE | Less or Equal |


| Mnemonic | Condition |
| :---: | :---: |
| LS | Low or Same |
| LT | Less Than |
| MI | Minus |
| NE | Not Equal |
| PL | Plus |
| T | True |
| VC | Overflow Clear |
| VS | Overflow Set |

## Condition Codes:

Not affected.

## Instruction Fields:

Condition field-The binary code for one of the conditions listed in the table.
Opmode field-Selects the instruction form.
010-Instruction is followed by word-sized operand.
011- Instruction is followed by long-word-sized operand.
100-Instruction has no operand.

Assembler
Syntax:
TRAPV

## Attributes: Unsized

Description: If the overflow condition is set, causes a TRAPV exception with number 7. If the overflow condition is not set, the processor performs no oper execution continues with the next instruction.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |  |

Syntax:
TST < ea >

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: Compares the operand with zero and sets the condition codes acco the results of the test. The size of the operation is specified as byte, word, or

## Condition Codes:



X — Not affected.
N - Set if the operand is negative; cleared otherwise.
Z - Set if the operand is zero; cleared otherwise.
V - Always cleared.
C - Always cleared.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

00 - byie operalion
01 - Word operation
10 - Long operation
Effective Address field—Specifies the addressing mode for the destination or listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $A n^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode | Re |
| :---: | :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |  |
| $(x x x) . \mathrm{L}$ | 111 |  |
| \#<data>* | 111 |  |
|  |  |  |
|  |  |  |
| $\left(d_{16}, \mathrm{PC}\right)^{* *}$ | 111 |  |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)^{\star *}$ | 111 |  |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{* * *}$ | 110 | reg. number:An | $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{* * *}$ | 111 |
| :---: | :---: | :---: | :---: | :---: |
| ([bd,An, Xn],od) | 110 | reg. number:An | ([bd, PC, Xn],od) | 111 |
| ([bd,An],Xn,od) | 110 | reg. number:An | ([bd, PC], Xn,od) | 111 |

*MC68020, MC68030, MC68040, and CPU32. Address register direct allowed only for word and long.
**PC relative addressing modes do not apply to MC68000, MC680008, or MC68010.
${ }^{* *}$ Can be used with CPU32.

Syntax:
UNLK An

## Attributes: Unsized

Description: Loads the stack pointer from the specified address register, then I address register with the long word pulled from the top of the stack.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 1 | 10 | 9 | 6 | 5 | 4 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | REGI |

## Instruction Field:

Register field—Specifies the address register for the instruction.

## Attributes: Unsized

Description: Places the two binary-coded decimal digits in the source operand by lower four bits of two bytes and places zero bits in the upper four bits of bc Adds the adjustment value to this unpacked value. Condition codes are not a

When both operands are data registers, the instruction unpacks the sourc contents, adds the extension word, and places the result in the destination The high word of the destination register is unaffected.

Source:


Intermediate Expansion:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | a | b | C | d | 0 | 0 | 0 | 0 | e | f |

Add Adjustment Word:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 16-BIT EXTENSION |  |  |  |  |  |  |  |  |  |  |  |  |

Destination:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| v | V | V | V | a' | b' | c' | d' | W | W | W | W | e' | f' |  |
| Dy |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

tion address. Source:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| a | b | c | d | e | f | g | h |
| Ax |  |  |  |  |  |  |  |

Intermediate Expansion:


Add Adjustment Word:

Destination:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| v | v | v | v | $a^{\prime}$ | $b^{\prime}$ | $c^{\prime}$ | $d^{\prime}$ |
| w | w | w | w | $e^{\prime}$ | $f^{\prime}$ | $g^{\prime}$ | $h^{\prime}$ |
| Ay |  |  |  |  |  |  |  |

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | REGISTER Dy/Ay | 1 | 1 | 0 | 0 | 0 | R/M | REGISTE |  |  |

If $R / M=1$, specifies an address register in the predecrement addressing
R/M field-Specifies the operand addressing mode.
0 - The operation is data register to data register.
1 - The operation is memory to memory.
Register Dx/Ax field-Specifies the data register.
If $R / M=0$, specifies a data register.
If $R / M=1$, specifies an address register in the predecrement addressing
Adjustment field-Immediate data word that is added to the source Appropriate constants can be used as the adjustment to translate fro coded decimal to the desired code. The constant used for ASCII is \$ EBCDIC, \$F0F0.

## FLOATING POINT INSTRUCTIONS

This section contains information about the floating-point instructions for the $\Lambda$ MC68882, and MC68040. In this section, all references to the MC68040 do not in MC68LC040 and MC68EC040. Each instruction is described in detail, and the it descriptions are arranged in alphabetical order by instruction mnemonic.

All floating-point instructions apply to the MC68881 and MC68882 process MC68040 directly supports part of the floating-point instructions through har indirectly supports the remainder by providing special traps and/or stack frame unimplemented instructions and data types. The following identification is noted instruction title for the MC68040:

Directly Supported-(MC6888X, MC68040)
Software Supported-(MC6888X, MC68040FPSW)
For all MC68040 floating-point instructions, the coprocessor ID field must be 001
Table 5-1 lists the floating-point instructions directly supported by the MC68040, $5-2$ lists the floating-point instructions indirectly supported.

| FCMP | Floating-Point Compare |
| :--- | :--- |
| FDBcc | Floating-Point Test Condition, Decrement, and Branch |
| FDIV | Floating-Point Divide |
| FMOVE | Move Floating-Point Data Register |
| FMOVE | Move Floating-Point System Control Register |
| FMOVEM | Move Multiple Floating-Point System Data Register |
| FMOVEM | Move Multiple Floating-Point Control Data Register |
| FMUL | Floating-Point Multiply |
| FNEG | Floating-Point Negate |
| FNOP | No Operation |
| FRESTORE* | Restore Internal Floating-Point State* |
| FSAVE* | Save Internal Floating-Point State* |
| FScc | Set According to Floating-Point Condition |
| FSORT | Floating-Point Square Root |
| FSUB | Floating-Point Subtract |
| FSGLDIV | Floating-Point Single-Precision Divide |
| FSFLMUL | Floating-Point Single-Precision Multiply |
| FTRAPcc | Trap on Floating-Point Condition |
| FTST | Test Floating-Point Operand |

*These are privileged instructions; refer to Section 6 Supervisor (Privaleged) Instructio detailed information.

| FATANH | Floating-Point Hyperbolic Arc Tangent |
| :--- | :--- |
| FCOS | Floating-Point Cosine |
| FCOSH | Floating-Point Hyperbolic Cosine |
| FETOX | Floating-Point $\mathrm{e}^{\mathrm{x}}$ |
| FETOXM1 | Floating-Point $\mathrm{e}^{\mathrm{x}}-1$ |
| FGETEXP | Floating-Point Get Exponent |
| FGETMAN | Floating-Point Get Mantissa |
| FINT | Floating-Point Integer Part |
| FINTRZ | Floating-Point Integer Part, Round-to- Zero |
| FLOG10 | Floating-Point Log10 |
| FLOG2 | Floating-Point Log2 |
| FLOGN | Floating-Point Loge |
| FLOGNP1 | Floating-Point Log ${ }_{\mathrm{e}}$ (x+1) |
| FMOD | Floating-Point Modulo Remainder |
| FMOVECR | Floating-Point Move Constant ROM |
| FREM | Floating-Point IEEE Remainder |
| FSCALE | Floating-Point Scale Exponent |
| FSIN | Floating-Point Sine |
| FSINCOS | Floating-Point Simultaneous Sine and Cosine |
| FSINH | Floating-Point Hyperbolic Sine |
| FTAN | Floating-Point Tangent |
| FTANH | Floating-Point Hyperbolic Tangent |
| FTENTOX | Floating-Point 10 ${ }^{\mathrm{x}}$ |
| FTWOTOX | Floating-Point $2^{\mathrm{x}}$ |

FABS. $<$ fmt $>\quad<$ ea $>$, FPn
FABS.X
FABS.X
*FrABS. < fmt > <ea > ,FPn
*FrABS.X FPm,FPn
*FrABS.X
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only.

## Attributes:

Format = (Byte, Word, Long, Single, Quad, Extended, Packed
Description: Converts the source operand to extended precision (if necessary) an the absolute value of that number in the destination floating-point data registe

FABS will round the result to the precision selected in the floating-point control FSABS and FDABS will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

## Operation Table:

|  | SOURCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | $\boldsymbol{+}$ | In Range | $\boldsymbol{-}$ | $\mathbf{+}$ | Zero |
| Result |  | Absolute Value |  | Absolute Value |  |
| Absolute Value |  |  |  |  |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information

Quotient Byte:
Not affected.
Exception Byte:

BSUN
SNAN
OPERR
OVFL
UNFL

## DZ

INEX2
INEX1

Cleared
Refer to 1.6.5 Not-A-Numbers
Cleared
Cleared
If the source is an extendeddenormalized number, refer to processing in the appropriate user's cleared otherwise.
Cleared Cleared
If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing; re appropriate user's manual.

## Instruction Format:



If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field specifies the location of the source operand. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

000 - Long-Word Integer (L)
001 -Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 -Packed-Decimal Real (P)*
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

Destination Register field-Specifies the destination floating- point data regis
Opmode field—Specifies the instruction and rounding precision.
0011000 FABS $\quad \begin{aligned} & \text { Rounding precision specified by the floating-point con } \\ & \text { register. }\end{aligned}$
1011000 FSABS Single-precision rounding specified.
1011100 FDABS Double-precision rounding specified.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates the arc cosine of that number. Stores the result in the destination point data register. This function is not defined for source operands outside of th $[-1 \ldots+1]$; if the source is not in the correct range, a NAN is returned as the re the OPERR bit is set in the floating- point status register. If the source is in the range, the result is in the range of $[0 \ldots \pi]$.

## Operation Table:

|  | SOURCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -+ |
| Result | Arc Cosine | $+\pi / 2$ |  | NAN |  |

## NOTES:

1. If the source operand is a NAN, refer to 1.6 . 5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes: Affected as described in 3.6.2 Conditional Testin
Quotient Byte:
Not affected.
Exception Byte:

BSUN
SNAN
OPERR

OVFL Cleared
UNFL Cleared
DZ
INEX2

INEX1
Cleared

Cleared

Refer to 1.6.5 Not-A-Numbers.
Set if the source is infinity, $>+10$ cleared otherwise.

Refer to inexact result in the apr user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

|  |  |  |  | COPROCESSOR <br> ID |  | 0 |  | 0 | EFFECTIVE ADDRES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  | 0 | MODE |  |  | REG |  |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  |  | 0 | 0 | 1 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 -Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $\mathrm{M}=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

FADD.X FPm,FPn
*FrADD. < fmt > <ea>,FPn
*FrADD.X FPm,FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only.

## Attributes:

Format = (Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necessary) that number to the number contained in the destination floating-point data Stores the result in the destination floating-point data register.

FADD will round the result to the precision selected in the floating-point contro FSADD and FDADD will round the result to single or double-precision, res regardless of the rounding precision selected in the floating-point control reg

## Operation Table:

| DESTINATION | SOURCE ${ }^{1}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | In Range | - | + | Zero | - | + | Infinity |
| In Range |  | Add |  | Add |  |  | + inf |  |
| Zero |  | Add |  | $\begin{aligned} & +0.0 \\ & 0.0^{2} \end{aligned}$ |  | $\begin{array}{r} 0.0^{2} \\ -0.0 \end{array}$ | + inf |  |
| Infinity |  | $\begin{aligned} & +\mathrm{inf} \\ & -\mathrm{inf} \end{aligned}$ |  |  | $\begin{aligned} & +\mathrm{inf} \\ & -\mathrm{inf} \end{aligned}$ |  | $\begin{aligned} & +\mathrm{inf} \\ & \text { NAN }^{\ddagger} \end{aligned}$ |  |

1. If either operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Returns +0.0 in rounding modes RN, RZ, and RP; returns - 0.0 in RM.
3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Set if the source and the destina opposite-signed infinities; cleared oth
OVFL Refer to exception processing appropriate user's manual.
UNFL

DZ
INEX2

INEX1

Refer to exception processing appropriate user's manual.
Cleared
Refer to exception processing appropriate user's manual.
If < fmt > is packed, refer to e processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in th priate user's manual.

## Instruction Format:



## Instruction Fields:

Effective Address field—Determines the addressing mode for external operan If $R / M=0$, this field is unused and should be all zeros.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if $<\mathrm{fmt}>$ is byte, word, long, or single.
$R / M$ field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 —Packed-Decimal Real (P)*
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 -Byte Integer (B)
*This encoding will cause an unimplemented data type exception to allow emulation in software.

Destination Register field-Specifies the destination floating- point data regis Opmode field-Specifies the instruction and rounding precision.

0100010 FADD Rounding precision specified by the floating-point con register.
1100010 FSADD Single-precision rounding specified.
1100110 FDADD Double-precision rounding specified.

Syntax:
FASIN.X FASIN.X

FPm,FPn
FPn

## Attributes: Format $=($ Byte, Word, Long, Single, Double, Extended, Packe

Description: Converts the source operand to extended precision (if necessa calculates the arc sine of the number. Stores the result in the destination floati data register. This function is not defined for source operands outside of the $r$ $1 \ldots+1]$; if the source is not in the correct range, a NAN is returned as the re the OPERR bit is set in the floating- point status register. If the source is in the range, the result is in the range of $[-\pi / 2 \ldots+\pi / 2]$.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | - | + | Zero | - | Infinity |
| Result |  | Arc Sine | +0.0 |  | -0.0 | NAN $^{2}$ |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Set if the source is infinity, $>+1$ cleared otherwise
OVFL
UNFL
DZ
INEX2

INEX1

Cleared
Can be set for an underflow conditi Cleared
Refer to inexact result in the ar user's manual.
If $<\mathrm{fmt}>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to $I D=1$ for the floa coprocessor.

If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| ([bd,An,Xn],od) | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 — Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

Syntax:
FATAN.X
FATAN.X

FPm,FPn
FPm,FPnz

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates the arc tangent of that number. Stores the result in the destinatior point data register. The result is in the range of $[-\pi / 2 \ldots+\pi / 2]$.

## Operation Table:

|  | SOURCE |  |  |  |  |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -++ | Infinity |
| Result |  | Arc Tangent | +0.0 |  | -0.0 | $+\pi / 2$ |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:
(

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN
OPERR
OVFL
UNFL

DZ
INEX2

INEX1

Refer to 1.6.5 Not-A-Numbers.
Cleared
Cleared
Refer to underflow in the appropria manual.
Cleared
Refer to inexact result in the ap user's manual.
If $<$ fmt $>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  | 0 | 0 | 0 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola as set the source and destination fields to the same value.

Syntax:

## FATANH.X

 FATANH.XFPm,FPn
FPn

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates the hyperbolic arc tangent of that value. Stores the result in the de floating-point data register. This function is not defined for source operands ol the range $(-1 \ldots+1)$; and the result is equal to - infinity or + infinity if the s equal to +1 or -1 , respectively. If the source is outside of the range $[-1 \ldots+1$ is returned as the result, and the OPERR bit is set in the floating-point status

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | ---: | ---: | ---: | ---: | ---: | ---: | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result | Hyperbolic <br> Arc Tangent | +0.0 |  | -0.0 | NAN $^{2}$ |  |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Affected as described in 3.6.2 Conditional Testin
Quotient Byte:
Not affected.

> otherwise.

OVFL Cleared

## UNFL

## DZ

INEX2
INEX1

Refer to underflow in the appropria manual.
Set if the source is equal to +1 or otherwise.
Refer to inexact result in the ap user's manual.
If $<\mathrm{fmt}>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field—Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| (An) | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| ([bd,An,Xn],od) | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 — Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is the into the same register. If the single register syntax is used, Motorola ass set the source and destination fields to the same value.

## Assembler:

Syntax: $\quad$ FBcc. < size > , < label >
Attributes: $\quad$ Size $=($ Word, Long $)$
Description: If the specified floating-point condition is met, program execution col the location (PC) + displacement. The displacement is a twos-complement in counts the relative distance in bytes. The value of the program counter calculate the destination address is the address of the branch instruction pl the displacement size is word, then a 16- bit displacement is stored in immediately following the instruction operation word. If the displacement siz word, then a 32-bit displacement is stored in the two words immediately foll instruction operation word. The conditional specifier cc selects any one floating- point conditional tests as described in 3.6.2 Conditional Testing.

## Floating-Point Status Register:

Condition Codes: Not affected.
Quotient Byte: Not affected.
Exception Byte: BSUN

| SNAN | Not Affected. |
| :--- | :--- |
| OPERR | Not Affected. |
| OVF | Not Affected. |
| UNFL | Not Affected. |
| DZ | Not Affected. |
| INEX2 | Not Affected. |
| INEX1 | Not Affected. |

Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the byte. No other bit is affected.

## Instruction Fields:

Size field—Specifies the size of the signed displacement.
If Format $=0$, then the displacement is 16 bits and is sign- extended before If Format $=1$, then the displacement is 32 bits.

Conditional Predicate field-Specifies one of 32 conditional tests as defined 3-23 Floating-Point Conditional Tests.

## NOTE

When a BSUN exception occurs, the main processor takes a preinstruction exception. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FBcc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception will occur again immediately upon return to the routine that caused the exception.

## Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack

Description: Converts the source operand to extended precision (if necess subtracts the operand from the destination floating- point data register. The re subtraction is not retained, but it is used to set the floating-point condition described in 3.6.2 Conditional Testing.

Operation Table: The entries in this operation table differ from those of $t$ describing most of the floating-point instructions. For each combination operand types, the condition code bits that may be set are indicated. If the $r$ condition code bit is given and is not enclosed in brackets, then it is always name of a condition code bit is enclosed in brackets, then that bit is eith cleared, as appropriate. If the name of a condition code bit is not given, then always cleared by the operation. The infinity bit is always cleared by th instruction since it is not used by any of the conditional predicate equations. the NAN bit is not shown since NANs are always handled in the same ma described in 1.6.5 Not-A-Numbers).

| DESTINATION |  | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | + | In Range - | + | Zero - | + | Infinity |
| In Range | $+$ | $\begin{array}{\|l\|} \{N Z\} \\ N \end{array}$ | $\begin{aligned} & \hline \text { none } \\ & \{N Z\} \end{aligned}$ | $\begin{aligned} & \text { none } \\ & \mathrm{N} \end{aligned}$ $\mathrm{N}$ | none | $\begin{gathered} N \\ N \end{gathered}$ |  |
| Zero | + | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ | none none | $\mathrm{Z} Z$ | NZ | $\begin{aligned} & \mathrm{N} \\ & \mathrm{~N} \end{aligned}$ |  |
| Infinity | + | none N | none | none N | none | $\mathrm{Z}$ |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Cleared
UNFL Cleared
DZ Cleared
INEX2 Cleared
INEX1 If $<\mathrm{fmt}>$ is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in th priate user's manual.

## Instruction Format:



If $R / M=1$, specifies the location of the source operand location. Only date addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

Destination Register field-Specifies the destination floating- point data regis

Syntax:
FCOS.X FPm,FPn FCOS.X FPn

## Attributes:

Format $=$ (Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse calculates the cosine of that number. Stores the result in the destination floati data register. This function is not defined for source operands of $\pm$ infinity. If the operand is not in the range of $[-2 \pi \ldots+2 \pi]$, then the argument is reduced to w range before the cosine is calculated. However, large arguments may lose a during reduction, and very large arguments (greater than approximately $10^{20}$ accuracy. The result is in the range of $[-1 \ldots+1]$.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -+ |
| Result | Cosine | +1.0 |  | NAN $^{2}$ |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Not affected
Exception Byte:
BSUN Cleared
SNAN
OPERR
OVFL
UNFL
DZ
INEX2
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.
Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exe instruction. Motorola assemblers default to $I D=1$ for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| $\#$ < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 -Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 -Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $\mathrm{M}=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola asseml the source and destination fields to the same value.

## Attributes: Format $=($ Byte, Word, Long, Single, Double, Extended, Pack

Description: Converts the source operand to extended precision (if necess calculates the hyperbolic cosine of that number. Stores the result in the d floating-point data register.

## Operation Table:

| DESTINATION | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + | In Range | - | Zero | -+ | Infinity |
|  |  | Hyperbolic Cosine |  | +1.0 |  | + inf |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Refer to overflow in the appropria manual.
UNFL Cleared
DZ
INEX2 Refer to inexact result in the ap user's manual.
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  | 0 | 0 | 1 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exer instruction. Motorola assemblers default to ID = 1 for the floating-point coprc Effective Address field—Determines the addressing mode for external operan If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

$$
\begin{aligned}
& \text { Else } \mathrm{Dn}-1 \rightarrow \mathrm{Dn} \\
& \text { If } \mathrm{Dn} \neq-1 \\
& \quad \text { Then } \mathrm{PC}+\mathrm{d}_{\mathrm{n}} \rightarrow \mathrm{PC} \\
& \text { Else Execute Next Instruction }
\end{aligned}
$$

## Assembler

Syntax: $\quad$ FDBcc Dn, < label >

## Attributes: Unsized

Description: This instruction is a looping primitive of three parameters: a floati condition, a counter (data register), and a 16-bit displacement. The instruction $f$ the condition to determine if the termination condition for the loop has been $m$ so, execution continues with the next instruction in the instruction strean termination condition is not true, the low-order 16 bits of the counter regi decremented by one. If the result is -1 , the count is exhausted, and e continues with the next instruction. If the result is not equal to -1 , execution $c$ at the location specified by the current value of the program counter plus $t$ extended 16-bit displacement. The value of the program counter used in the address calculation is the address of the displacement word.

The conditional specifier cc selects any one of the 32 floating- point conditio as described in 3.6.2 Conditional Testing.

## Floating-Point Status Register:

Condition Codes: Not affected.
Quotient Byte: Not affected.
Exception Byte: BSUN

SNAN Not Affected.
OPERR Not Affected.
OVFL Not Affected.
UNFL Not Affected.
DZ Not Affected.
NEX2 Not Affected.
INEX1 Not Affected.
Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the e byte. No other bit is affected.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 1 | 0 | 0 | 1 | $\begin{array}{r} \mathrm{CC} \\ \text { REC } \end{array}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CONDITIONAL PREDICA |  |  |  |

## Instruction Fields:

Count Register field—Specifies data register that is used as the counter.
Conditional Predicate field-Specifies one of the 32 floating-point conditione described in 3.6.2 Conditional Testing.

Displacement field—Specifies the branch distance (from the address of the ii plus two) to the destination in bytes.

## NOTE

The terminating condition is like that defined by the UNTIL loop constructs of high-level languages. For example: FDBOLT can be stated as "decrement and branch until ordered less than".

There are two basic ways of entering a loop: at the beginning or by branching to the trailing FDBcc instruction. If a loop structure terminated with FDBcc is entered at the beginning, the control counter must be one less than the number of loop executions desired. This count is useful for indexed addressing modes and dynamically specified bit operations. However, when entering a loop by branching directly to the trailing FDBcc instruction, the count should equal the loop execution count. In this case, if the counter is zero when the loop is entered, the FDBcc instruction does not branch, causing a complete bypass of the main loop.

When a BSUN exception occurs, a preinstruction exception is taken by the main processor. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FDBcc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception will occur again immediately upon return to the routine that caused the exception.

FDIV.X FPm,FPn
*FrDIV. $<$ fmt $><$ ea $>$,FPn
*FrDIV.X FPm,FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only
Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessary) anc that number into the number in the destination floating-point data register. St result in the destination floating-point data register.

FDIV will round the result to the precision selected in the floating-point control FSDIV and FDDIV will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | + | In Range | - | + | Zero | - | + | Infinity |
| In Range | $\pm+$ |  | Divide |  | $\begin{aligned} & +\mathrm{inf}^{2} \\ & -\mathrm{inf}^{2} \end{aligned}$ |  | $\begin{aligned} & -\mathrm{inf}^{2} \\ & +\mathrm{inf}^{2} \end{aligned}$ | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  |
| Zero | + | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & +0.0 \\ & +0.0 \end{aligned}$ |  | NAN ${ }^{3}$ |  | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  |
| Infinity | + | $+\begin{aligned} & \mathrm{inf} \\ & -\mathrm{inf} \end{aligned}$ |  | $\begin{aligned} & -\inf \\ & +\inf \end{aligned}$ | $\begin{aligned} & +\mathrm{inf} \\ & -\mathrm{inf} \end{aligned}$ |  | $\begin{aligned} & -\inf \\ & +\inf \end{aligned}$ |  | NAN $\ddagger$ |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the DZ bit in the floating-point status register exception byte.
3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Not affected.
Exception Byte:
BSUN Cleared
SNAN
OPERR
OVFL

UNFL

## DZ

 otherwise.Refer to 1.6.5 Not-A-Numbers.
Set for $0 \div 0$ or infinity $\div$ infinity
Refer to exception processing appropriate user's manual.
Refer to exception processing appropriate user's manual.
Set if the source is zero and the des in range; cleared otherwise.
INEX2 Refer to exception processing appropriate user's manual.
INEX1 If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 1 | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 |  | MOD |  | REC |
| 0 | R/M | 0 |  | $\begin{aligned} & \text { URC } \\ & \text { CIFI } \end{aligned}$ |  |  | Gls |  |  |  |  | MO |  |

If $R / M=1$, specifies the location of the source operand location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([b d, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format. If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

| 0100000 | FDIV | Rounding precision specified by the floating-point <br> control register. <br> 1100000 |
| :--- | :--- | :--- |
| FSDIV | Single-precision rounding specified. |  |
| 1100100 | FDDIV | Double-precision rounding specified. |

Syntax:
Syntax:
FETOX.X FPm,FPn
FETOX.X FPn
Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse calculates e to the power of that number. Stores the result in the destination point data register.

## Operation Table:

|  | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result | $\mathrm{e}^{\mathrm{x}}$ | +1.0 | + inf |  |  |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Refer to overflow in the appropriat manual.
UNFL Refer to underflow in the appropriat manual.
DZ
INEX2
INEX1

Cleared
Refer to inexact result in the app user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRES |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | C |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | $\begin{aligned} & \text { TINA } \\ & \text { GIST } \end{aligned}$ |  | 0 | 0 | 0 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier Field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 —Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola assem the source and destination fields to the same value.

## Syntax:

FETOXM1.X FPm,FPn
FETOXM1.X FPn

## Attributes:

Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates e to the power of that number. Subtracts one from the value and s result in the destination floating-point data register.

## Operation Table:

|  | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result | $\mathrm{e}^{\mathrm{x}}-1$ | +0.0 |  | -0.0 | +inf |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Refer to overflow in the appropria manual.
UNFL Refer to underflow in the appropria manual.
DZ
INEX2

INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  | 0 | 0 | 0 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier Field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa extracts the binary exponent. Removes the exponent bias, converts the expon extended-precision floating- point number, and stores the result in the de floating- point data register.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result |  | Exponent | +0.0 |  | -0.0 | NAN $^{2}$ |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Set if the source is $\pm$ infinity; otherwise.
OVFL Cleared
UNFL Cleared
DZ Cleared
INEX2 Cleared
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

|  |  |  |  | COPROCESSOR <br> ID |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  | 0 | 0 | 0 |  | O |  |  | REC |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  | GIS |  | 0 | 0 | 1 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $\mathrm{M}=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola asseml the source and destination fields to the same value.

Attributes: Format = (Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess extracts the mantissa. Converts the mantissa to an extended-precision stores the result in the destination floating-point data register. The result is in [1.0...2.0] with the sign of the source mantissa, zero, or a NAN.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result |  | Mantissa | +0.0 |  | -0.0 | NAN $^{2}$ |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN
SNAN
OPERR

OVFL
UNFL
DZ
INEX2
INEX1

Cleared
Refer to 1.6.5 Not-A-Numbers.
Set if the source is $\pm$ infinity; otherwise.
Cleared
Cleared
Cleared
Cleared
If $<\mathrm{fmt}>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | ils |  | 0 | 0 | 1 | 1 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

Syntax:
FINT.X FPm,FPn FINT.X FPn

Attributes: Format $=($ Byte, Word, Long, Single, Double, Extended, Packe

Description: Converts the source operand to extended precision (if necessary), the integer part, and converts it to an extended-precision floating-point numbe the result in the destination floating-point data register. The integer part is extr rounding the extended-precision number to an integer using the current roundi selected in the floating-point control register mode control byte. Thus, the inte returned is the number that is to the left of the radix point when the exponent after rounding. For example, the integer part of 137.57 is 137.0 for the rounc and round-to- negative infinity modes and 138.0 for the round-to-nearest and $r$ positive infinity modes. Note that the result of this operation is a floating-point

## Operation Table:

|  | SOURCE |  |  |  |  |  |  |
| :---: | :---: | :---: | :--- | :---: | ---: | ---: | ---: |
| DESTINATION | + | In Range | - | + | Zero | - | Infinity |
| Result |  | Integer | +0.0 |  | -0.0 | + inf -inf |  |

[^1]Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN
OPERR
OVFL
UNFL
DZ
INEX2

INEX1
Cleared
Cleared
Cleared
Cleared

Refer to 1.6.5 Not-A-Numbers.

Refer to inexact result in the ap user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:

| 15 | 14 | 13 |  | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 |  | $\begin{aligned} & \text { COPROCESSOR } \\ & \text { ID } \end{aligned}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | MODE |  |  |  | REC |
| 0 | R/M | 0 | SOURCE SPECIFIER |  | REGISTER | DESTINATION |  | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| $\#$ < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola assem the source and destination fields to the same value.

Syntax:
FINTRZ.X FPm,FPn
FINTRZ.X FPn
Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess extracts the integer part and converts it to an extended-precision floating-poin Stores the result in the destination floating-point data register. The integ extracted by rounding the extended-precision number to an integer using the zero mode, regardless of the rounding mode selected in the floating-poii register mode control byte (making it useful for FORTRAN assignments). integer part returned is the number that is to the left of the radix point exponent is zero. For example, the integer part of 137.57 is 137.0 ; the integ $0.1245 \times 102$ is 12.0. Note that the result of this operation is a floating-point

## Operation Table:

| DESTINATION | SOURCE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\boldsymbol{+}$ | In Range | $\boldsymbol{-}$ | + | Zero | $\boldsymbol{+}$ | Infinity |
|  | +0.0 |  | -0.0 | + inf |  |  |  |

[^2]Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Cleared
UNFL Cleared
DZ Cleared
INEX2 Refer to inexact result in the user's manual.
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exe instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $\mathrm{RM}=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Convert the source operand to extended precision (if necessa calculates the logarithm of that number using base 10 arithmetic. Stores the the destination floating-point data register. This function is not defined for inpu less than zero.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | :--- | :--- | ---: | ---: | ---: | ---: | ---: |
| DESTINATION | + | In Range | - | Zero | + | Infinity |
| Result | Log $_{10}$ | NAN $^{2}$ | - inf $^{3}$ | + inf |  |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
3. Sets the DZ bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Set if the source operand is < 0; otherwise.
OVFL Cleared
UNFL
DZ
INEX2

INEX1

Cleared
Set if the source is $\pm 0$; cleared othe Refer to inexact result in the app user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REC |
| 0 | R/M | 0 |  | URCE CIFIER |  |  | INA |  | 0 | 0 | 1 | 0 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| (bd,PC,Xn) | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola assem the source and destination fields to the same value.

## Attributes:

Format = (Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates the logarithm of that number using base two arithmetic. Stores the the destination floating- point data register. This function is not defined for inf less than zero.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result | $\log _{2}$ | NAN $^{2}$ | - inf $^{3}$ | + inf |  |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
3. Sets the DZ bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.

BSUN
SNAN

OVFL
UNFL
DZ
INEX2
INEX1

OPERR Set if the source is $<0$; cleared oth

## Cleared

Refer to 1.6.5 Not-A-Numbers. Cleared
Cleared
Set if the source is $\pm 0$; cleared oth
Refer to inexact result in the ap user's manual.
If $<\mathrm{fmt}>$ is packed, refer to inexact
decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  | 0 | 0 | 1 | 0 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

FLOGN.X FPm,FPn FLOGN.X FPn

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates the natural logarithm of that number. Stores the result in the de floating-point data register. This function is not defined for input values less the

## Operation Table:

| DESTINATION | SOURCE ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + | In Range - | + | Zero | - | + | Infinity |
| Result | $\ln (\mathrm{x})$ | NAN ${ }^{2}$ |  | $-\mathrm{inf}{ }^{3}$ |  | + inf |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
3. Sets the DZ bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.

BSUN
SNAN
OPERR

OVFL Cleared
UNFL
DZ
INEX2

INEX1
Cleared otherwise.

Cleared

Refer to 1.6.5 Not-A-Numbers.
Set if the source operand is < 0;

Set if the source is $\pm 0$; cleared othe Refer to inexact result in the apr user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REC |
| 0 | R/M | 0 |  | URCE CIFIER |  |  | INA |  | 0 | 0 | 1 | 0 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| (bd,PC,Xn) | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola assem the source and destination fields to the same value.

## Attributes:

Format = (Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necessary), to that value, and calculates the natural logarithm of that intermediate result. result in the destination floating-point data register. This function is not defines values less than -1 .

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | -+ | Zero | - | + | Infinity |
| Result | $\ln (x+1)$ | $\ln (x+1)^{2}$ | +0.0 |  | -0.0 | + inf |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. If the source is -1 , sets the DZ bit in the floating-point status register exception byte and returns a NAN. If the source is $<-1$, sets the OPERR bit in the floating-point status register exception byte and returns a NAN.
3. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Affected as described in 3.6.2 Conditional Testi
Quotient Byte: Not affected.
otherwise.
OVFL Cleared

UNFL
DZ
INEX2
INEX1

Refer to underflow in the appropriat manual.
Set if the source operand is -1 ; otherwise
Refer to inexact result in the apt user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, then the input o taken from the specified floating-point data register, and the result is w the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

## Attributes:

Format $=$ (Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse calculates the modulo remainder of the number in the destination floating-po register, using the source operand as the modulus. Stores the result in the de floating-point data register and stores the sign and seven least significant bi quotient in the floating-point status register quotient byte (the quotient is the $F P n \div$ Source). The modulo remainder function is defined as:
FPn - (Source x N)
where $\mathrm{N}=\operatorname{INT}(\mathrm{FPn} \div$ Source) in the round-to-zero mode.
The FMOD function is not defined for a source operand equal to zero or for a de operand equal to infinity. Note that this function is not the same as the FREM ins which uses the round-to-nearest mode and thus returns the remainder that is req the IEEE Specification for Binary Floating-Point Arithmetic.

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $+\quad$ In Range | - + | Zero\# | $-+$ | Infinity |
| In Range | + | Modulo Remainder |  | NAN ${ }^{2}$ |  | FPn ${ }^{3}$ |
| Zero | + | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | NAN ${ }^{2}$ |  | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |
| Infinity | + | NAN ${ }^{2}$ |  | NAN ${ }^{2}$ |  | NAN ${ }^{2}$ |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
3. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded

Quotient Byte:

Exception Byte:

Loaded with the sign and least significant seven quotient (FPn $\div$ Source). The sign of the quotie exclusive-OR of the sign bits of the source and d operands.

BSUN
SNAN
OPERR
OVFL
UNFL

## DZ

INEX2
INEX1

## Cleared

Refer to 1.6.5 Not-A-Numbers.
Set if the source is zero or the des infinity; cleared otherwise.
Cleared
Refer to underflow in the appropria manual.
Cleared
Refer to inexact result in the ar user's manual.
If $<\mathrm{fmt}>$ is packed, in the appropria manual for inexact result on decir cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exe instruction. Motorola assemblers default to $I D=1$ for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 -Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis

FMOVE. < fmt > FPm, < ea >
FMOVE.P FPm, <ea > \{Dn\}
FMOVE.P FPm, < ea > \{k\}
*FrMOVE. < fmt > < ea > ,FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only

## Attributes:

Format = (Byte, Word, Long, Single, Double, Extended, Pack
Description: Moves the contents of the source operand to the destination Although the primary function of this instruction is data movement, it is also ca an arithmetic instruction since conversions from the source operand form destination operand format are performed implicitly during the move operat the source operand is rounded according to the selected rounding precision a

Unlike the MOVE instruction, the FMOVE instruction does not support a m memory format. For such transfers, it is much faster to utilize the MOVE inst transfer the floating- point data than to use the FMOVE instruction. The instruction only supports memory-to-register, register-to- register, and re memory operations (in this context, memory may refer to an integer data reg data format is byte, word, long, or single). The memory-to-register and registe ister operation uses a command word encoding distinctly different from tha the register-to-memory operation; these two operation classes are describ rately.

Memory-to-Register and Register-to-Register Operation: Converts the source to an extended-precision floating-point number (if necessary) and stores destination floating-point data register. MOVE will round the result to the selected in the floating-point control register. FSMOVE and FDMOVE will result to single or double precision, respectively, regardless of the rounding selected in the floating-point control register. Depending on the source data fo the rounding precision, some operations may produce an inexact result. In the table, combinations that can produce an inexact result are marked with a dot other combinations produce an exact result.

| Single |  |  | $\cdot$ |  | $\cdot$ | $\cdot$ | $\cdot$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Double |  |  |  |  |  | $\cdot$ | $\cdot$ |
| Extended |  |  |  |  |  |  | $\cdot$ |

Floating-Point Status Register ( < ea > to Register):

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Cleared
UNFL Refer to exception processing appropriate user's manual if the sou extended-precision denormalized cleared otherwise.
DZ
INEX2

INEX1

Cleared
Refer to exception processing appropriate user's manual if < fmt > X; cleared otherwise.
Refer to exception processing appropriate user's manual if < fmt cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in th priate user's manual.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID | 0 | 0 | 0 | EFFECTIVE ADDRESS <br> MODE |  | REG |  |  |
| 0 | R/M | 0 | SOURCE <br> SPECIFIER | DESTINATION <br> REGISTER |  | OPMODE |  |  |  |  |  |  |

## Instruction Fields:

Effective Address field—Determines the addressing mode for external opera If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand. Only data addressir can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is $<$ ea $>$ to register.

000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding in the MC68040 will cause an unimplemented data type exception to allow emulation in software.

Destination Register field-Specifies the destination floating- point data regist
Opmode field—Specifies the instruction and rounding precision.
0000000 FMOVE Rounding precision specified by the floating-point control register.
1000000 FSMOVE Single-precision rounding specified.
1000100 FDMOVE Double-precision rounding specified.

Register-to-Memory Operation: Rounds the source operand to the size of the destination format and stores it at the destination effective address. If the form destination is packed decimal, a third operand is required to specify the form resultant string. This operand, called the k -factor, is a 7-bit signed integ complement) and may be specified as an immediate value or in an intes register. If a data register contains the k-factor, only the least significant sever used, and the rest of the register is ignored.

Quotient Byte:
Not affected.

| Exception Byte: | BSUN | Cleared |
| :--- | :--- | :--- |
| $<\mathrm{fmt}>$ is B, W, or L | SNAN | Refer to 1.6.5 Not-A-Numbers. |

OPERR Set if the source operand is infinity destination size is exceeded after c and rounding; cleared otherwise.

|  | OVFL | Cleared |
| :---: | :---: | :---: |
|  | UNFL | Cleared |
|  | DZ | Cleared |
|  | INEX2 | Refer to exception processing appropriate user's manual. |
|  | INEX1 | Cleared |
| $<\mathrm{fmt}>$ is S, D, or X | BSUN | Cleared |
|  | SNAN | Refer to 1.6.5 Not-A-Numbers |
|  | OVFL | Refer to exception processing appropriate user's manual. |
|  | UNFL | Refer to exception processing appropriate user's manual. |
|  | DZ | Cleared |
|  | INEX2 | Refer to exception processing appropriate user's manual. |
|  | INEX1 | Cleared |
| $<\mathrm{fmt}>$ is P | BSUN | Cleared |
|  | SNAN | Refer to 1.6.5 Not-A-Numbers. |
|  | OPERR | Set if the k-factor $>+17$ or the ma the decimal exponent exceeds thr cleared otherwise. |
|  | OVFL | Cleared |
|  | UNFL | Cleared |
|  | DZ | Cleared |
|  | INEX2 | Refer to exception processing appropriate user's manual. |
|  | INEX1 | Cleared |

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.


## Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{\star}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |

*Only if < fmt > is byte, word, long, or single.

| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | - |
| $\left(d_{8}, P C, X n\right)$ | - |
| $(b d, P C, X n)$ | - |
| $([b d, P C, X n], o d)$ | - |
| $([b d, P C], X n, o d)$ | - |

Destination Format field-Specifies the data format of the destination operan 000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 —Packed-Decimal Real with Static k-Factor (P $[\# k\})^{*}$
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
111 —Packed-Decimal Real with Dynamic k-Factor (P\{Dn\})*
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.
of the decimal string. For any other destination format, this field should all zeros. For a static k-factor, this field is encoded with a twos-cor integer where the value defines the format as follows:

- 64 to 0-Indicates the number of significant digits to the right of the point (FORTRAN "F" format).
+1 to +17 -Indicates the number of significant digits in the mantis TRAN "E" format).
+18 to $+63-$ Sets the OPERR bit in the floating-point status register byte and treated as +17 .

The format of this field for a dynamic $k$-factor is:
rrro000
where "rrr" is the number of the main processor data register that contains th value.

The following table gives several examples of how the $k$-factor value affects $t$ of the decimal string that is produced by the floating-point coprocessor. The the string that is generated is independent of the source of the k-factor dynamic).

| k- Factor | Source Operand Value | Destination String |
| :---: | :---: | :--- |
| -5 | +12345.678765 | $+1.234567877 \mathrm{E}+4$ |
| -3 | +12345.678765 | $+1.2345679 \mathrm{E}+4$ |
| -1 | +12345.678765 | $+1.23457 \mathrm{E}+4$ |
| 0 | +12345.678765 | $+1.2346 \mathrm{E}+4$ |
| +1 | +12345.678765 | $+1 . \mathrm{E}+4$ |
| +3 | +12345.678765 | $+1.23 \mathrm{E}+4$ |
| +5 | +12345.678765 | $+1.2346 \mathrm{E}+4$ |

Assembler
Syntax:

## Attributes: $\quad$ Size $=($ Long $)$

Description: Moves the contents of a floating-point system control register (floati control register, floating-point status register, or floating-point instruction register) to or from an effective address. A 32-bit transfer is always perform though the system control register may not have 32 implemented bits. Unimple bits of a control register are read as zeros and are ignored during writes (must for compatibility with future devices). For the MC68881, this instruction does n pending exceptions (other than protocol violations) to be reported. Furthermore to the floating-point control register exception enable byte or the floating-poi register exception status byte cannot generate a new exception, regardles value written.

Floating-Point Status Register: Changed only if the destination is the floating-poi register, in which case all bits are modified to reflect the value of the source o

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  | MODE |  |  | REGI |  |
| 1 | 0 | dr |  | $\begin{aligned} & \text { ISTER } \\ & \text { LECT } \end{aligned}$ | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Effective Address field-(Memory-to-Register) All addressing modes can be listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| $\#<$ data $>$ | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if the source register is the floating-point instruction address register.
Effective Address field-(Register-to-Memory) Only alterable addressing m be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn],od) | - |
| ([bd,PC],Xn,od) | - |

[^3]1 - From the specified system control register to $\langle$ ea $\rangle$.
Register Select field—Specifies the system control register to be moved:
100 Floating-Point Control Register
010 Floating-Point Status Register
001 Floating-Point Instruction Address Register

## Attributes: $\quad$ Format $=($ Extended $)$

Description: Fetches an extended-precision constant from the floating- point cor on-chip ROM, rounds the mantissa to the precision specified in the floa control register mode control byte, and stores it in the destination floating-r register. The constant is specified by a predefined offset into the constant $F$ values of the constants contained in the ROM are shown in the offset table a of this description.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.

| BSUN | Cleared |
| :--- | ---: |
| SNAN | Cleared |
| OPERR | Cleared |
| OVFL | Cleared |
| UNFL | Cleared |

DZ
INEX2
INEX1 Cleared

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:


instruction. Motorola assemblers default to ID $=1$ for the floati coprocessor.

Destination Register field-Specifies the destination floating- point data regist
ROM Offset field—Specifies the offset into the floating-point coprocessor constant ROM where the desired constant is located. The offsets for the a constants are as follows:

| Offset | Constant |
| :---: | :--- |
| \$00 | $\pi$ |
| \$0B | $\log _{10}(2)$ |
| \$0C | $e$ |
| \$0D | $\log _{2}(\mathrm{e})$ |
| \$0E | $\log _{10}(\mathrm{e})$ |
| \$0F | 0.0 |
| \$30 | $1 \mathrm{n}(2)$ |
| $\$ 31$ | $1 \mathrm{n}(10)$ |
| $\$ 32$ | 100 |
| $\$ 33$ | $10^{1}$ |
| $\$ 34$ | $10^{2}$ |
| $\$ 35$ | $10^{4}$ |
| $\$ 36$ | $10^{8}$ |
| $\$ 37$ | $10^{16}$ |
| $\$ 38$ | $10^{32}$ |
| $\$ 39$ | $10^{64}$ |
| $\$ 3 A$ | $10^{128}$ |
| $\$ 3 B$ | $10^{256}$ |
| $\$ 3 C$ | $10^{512}$ |
| $\$ 3 D$ | $10^{1024}$ |
| $\$ 3 E$ | $10^{2048}$ |
| $\$ 3 F$ | $10^{4096}$ |

The on-chip ROM contains other constants useful only to the on- chip microc tines. The values contained at offsets other than those defined above are res the use of Motorola and may be different on various mask sets of the floati coprocessor. These undefined values yield the value 0.0 in the M68040FPSP
FMOVEM.X < ea > , < list > FMOVEM.X < ea > ,Dn

## Attributes: $\quad$ Format $=($ Extended $)$

Description:Moves one or more extended-precision numbers to or from a list o point data registers. No conversion or rounding is performed during this oper: the floating-point status register is not affected by the instruction. For the MC6 instruction does not cause pending exceptions (other than protocol violatio reported. Furthermore, a write to the floating- point control register exceptic byte or the floating-point status register exception status byte connot genere exception, despite the value written.

Any combination of the eight floating-point data registers can be transferred selected registers specified by a user- supplied mask. This mask is an 8-bi where each bit corresponds to one register; if a bit is set in the mask, that $r$ moved. The register select mask may be specified as a static value contair instruction or a dynamic value in the least significant eight bits of an integer ister (the remaining bits of the register are ignored).

FMOVEM allows three types of addressing modes: the control modes, the ment mode, or the postincrement mode. If the effective address is one of th addressing modes, the registers are transferred between the processor anc starting at the specified address and up through higher addresses. The ore transfer is from FP0 - FP7.
address register and down through lower addresses. Before each register is stc address register is decremented by 12 (the size of an extended-precision nt memory) and the floating-point data register is then stored at the resultant When the operation is complete, the address register points to the image of floating- point data register stored. The order of the transfer is from FP7 - FP

If the effective address is the postincrement mode, only a memory- to-registe tion is allowed. The registers are loaded starting at the specified address through higher addresses. After each register is stored, the address register mented by 12 (the size of an extended-precision number in memory). When $t$ ation is complete, the address register points to the byte immediately follo image of the last floating-point data register loaded. The order of the transf same as for the control addressing modes: FP0 - FP7.

Floating-Point Status Register: Not Affected. Note that the FMOVEM instruction the only mechanism for moving a floating- point data item between the floati unit and memory without performing any data conversions or affecting the c code and exception status bits.

## Instruction Format:

| 15 | 14 | 13 | 2 | 1 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR <br> ID |  |  | 0 | 0 | 0 |  | EFFECTIVE ADDRESS |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  | MOD |  | REGI |
| 1 | 1 | dr |  |  | 0 | 0 |  | 0 |  |  |  | REGI | LIS |  |

Effective Address field—(Memory-to-Register) Only control addressing moo postincrement addressing mode can be used as listed in the following

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $\#$ < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,PC],Xn,od) | 111 |

Effective Address field-(Register-to-Memory) Only control alterable modes or the predecrement addressing mode can be used as list following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

1 - Move the listed registers from the floating-point unit to memory.
Mode field-Specifies the type of the register list and addressing mode.
00 - Static register list, predecrement addressing mode.
01 - Dynamic register list, predecrement addressing mode.
10 - Static register list, postincrement or control addressing mode.
11 - Dynamic register list, postincrement or control addressing mode.

## Register List field:

Static list-contains the register select mask. If a register is to be moved, th sponding bit in the mask is set as shown below; otherwise it is clear.

Dynamic list-contains the integer data register number, rrr, as listed in the table:

| List Type | Register List Format |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Static, $-($ An $)$ | FP7 | FP6 | FP5 | FP4 | FP3 | FP2 | FP1 | FP0 |  |
| Static, (An) + , <br> or Control | FP0 | FP1 | FP2 | FP3 | FP4 | FP5 | FP6 | FP7 |  |
| Dynamic | 0 | r | r | r | 0 | 0 | 0 | 0 |  |

The format of the dynamic list mask is the same as for the static list and is cc in the least significant eight bits of the specified main processor data register.

Programming Note: This instruction provides a very useful feature, dynamic reg specification, that can significantly enhance system performance. If the conventions used for procedure calls utilize the dynamic register list feat number of floating-point data registers saved and restored can be reduced.

To utilize the dynamic register specification feature of the FMOVEM instructi the calling and the called procedures must be written to communicate infc about register usage. When one procedure calls another, a register mask passed to the called procedure to indicate which registers must not be alter return to the calling procedure. The called procedure then saves only those that are modified and are already in use. Several techniques can be used to ut mechanism, and an example follows.
dure. Bits $15-8$ identify the registers in the order FP0 - FP7, and bits $7-0$ io registers in the order FP7 - FP0 (the two masks are required due to the differ fer order used by the predecrement and postincrement addressing modes). used by the calling procedure consists of simply moving the mask (which is at compile time) for the floating-point data registers currently in use into D7:

Calling procedure...
MOVE.W \#ACTIVE,D7 Load the list of FP registers that in use.

The entry code for all other procedures computes two masks. The first mask the registers in use by the calling procedure that are used by the called proce therefore saved and restored by the called procedure). The second mask ide registers in use by the calling procedure that are used by the called proced therefore not saved on entry). The appropriate registers are then stored alon two masks:

Called procedure...

| MOVE.W | D7,D6 |
| :--- | :--- |
| AND.W | \#WILL_USE <br> registers. |
| FMOVEM | D7, - (A7) |
| MOVE.W | D7, - (A7) |
| EOR.W | D7,D6 <br> registers. <br> MOVE.W <br> D6, - (A7) |

Copy the list of active registers.
Generate the list of doubly-used

Save those registers.
Save the register list.
Generate the list of not saved act

Save it for later use.

If the second procedure calls a third procedure, a register mask is passed to procedure that indicates which registers must not be altered by the third $p$ This mask identifies any registers in the list from the first procedure that were by the second procedure, plus any registers used by the second procedure not be altered by the third procedure.

Nested calling sequence..

| MOVE.W | UNSAVED (A7),D7 | Load the list of active registers not |
| :--- | :--- | :--- |
|  | saved at entry. |  |
| OR.W | \#WILL_USE,D7 | Combine with those active at this t |
| BSR | PROC_3 |  |

Upon return from a procedure, the restoration of the necessary registers fol same convention, and the register mask generated during the save operation is used to restore the required floating-point data registers:

Return to caller...

| ADDQ.L | \#2,A7 |
| :--- | :--- |
| MOVE.B | (A7) + ,D7 |
|  | use byte). |

Discard the list of registers not sav Get the saved register list (pop wo

FMOVEM (A7) + ,D7 Restore the registers.

RTS
Return to the calling routine.

## Attributes: <br> Size $=($ Long $)$

Description: Moves one or more 32-bit values into or out of the specified syste registers. Any combination of the three system control registers may be spec registers are always moved in the same order, regardless of the address used; the floating-point control register is moved first, followed by the floa status register, and the floating-point instruction address register is moved register is not selected for the transfer, the relative order of the transfer of registers is the same. The first register is transferred between the floating-poir the specified address, with successive registers located up through higher ac

For the MC68881, this instruction does not cause pending exceptions (other tocol violations) to be reported. Furthermore, a write to the floating-point con ter exception enable byte or the floating-point status register exception st connot generate a new exception, despite the value written.

When more than one register is moved, the memory or memory- alterable a modes can be used as shown in the addressing mode tables. If the address is predecrement, the address register is first decremented by the total size o ister images to be moved (i.e., four times the number of registers), and then ters are transferred starting at the resultant address. For the postincrement a mode, the selected registers are transferred to or from the specified address, the address register is incremented by the total size of the register images tre If a single system control register is selected, the data register direct address may be used; if the only register selected is the floating-point instruction ado ister, then the address register direct addressing mode is allowed. Note that register is selected, the opcode generated is the same as for the FMOVE sing control register instruction.
register image.

## Instruction Format:



## Instruction Fields:

Effective Address field—Determines the addressing mode for the operation.
Memory-to-Register—Only control addressing modes or the postin addressing mode can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{\star}$ | 000 | reg. number:Dn |
| $\mathrm{An}^{\star *}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([b d, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if a single floating-point instruction address register, floating-point status register, o floating-point control register is selected.
**Only if the floating-point instruction address register is the single register selected.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| $\mathrm{An}^{* *}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn],od) | - |
| ([bd,PC],Xn,od) | - |

*Only if a single floating-point control register is selected.
**Only if the floating-point instruction address register is the single register selected.
dr field-Specifies the direction of the transfer.
0 - Move the listed registers from memory to the floating-point unit.
1 - Move the listed registers from the floating-point unit to memory.
Register List field-Contains the register select mask. If a register is to be m corresponding bit in the list is set; otherwise, it is clear. At least one regi be specified.

| Bit Number | Register |
| :---: | :---: |
| 12 | Floating-Point Control Register |
| 11 | Floating-Point Status Register |
| 10 | Floating-Point Instruction <br> Address Register |

FMUL.X FPm,FPn
*FrMUL < fmt > < ea > ,FPn
*FrMUL.X FPm,FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only

## Attributes:

Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa multiplies that number by the number in the destination floating-point data Stores the result in the destination floating-point data register.

FMUL will round the result to the precision selected in the floating-point control FSMUL and FDMUL will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | + | In Range | - | + | Zero | - | + | Infinity |
| In Range | + |  | Multiply |  | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ | $+\begin{aligned} & \mathrm{inf} \\ & -\mathrm{inf} \end{aligned}$ |  |
| Zero | + | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ |  | NAN ${ }^{2}$ |
| Infinity | $\stackrel{+}{+}$ | $\begin{aligned} & \hline+\inf \\ & -\mathrm{inf} \end{aligned}$ |  | $\begin{array}{\|c\|} \hline-\inf \\ +i n f \end{array}$ |  | NAN ${ }^{2}$ |  | $\begin{aligned} & \hline+\inf \\ & -\mathrm{inf} \end{aligned}$ |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Not affected.
Exception Byte:

BSUN
SNAN
OPERR
OVFL
UNFL

## DZ

INEX2
INEX1

Cleared
Refer to 1.6.5 Not-A-Numbers.
Set for 0 x infinity; cleared otherwis Refer to exception processing appropriate user's manual.
Refer to exception processing appropriate user's manual.

## Cleared

Refer to exception processing appropriate user's manual.
If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in $t$ priate user's manual.

## Instruction Format:

| 15 | 14 | 13 |  | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR ID |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 1 | 1 | 1 |  |  |  | 0 | 0 | 0 |  | MODE |  | REC |
| 0 | R/M | 0 |  | URCE CIFIER |  | GIS |  |  |  |  | MO |  |

If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

> 0100011 FMUL Rounding precision specified by the floating-point control register.

1100011 FSMUL Single-precision rounding specified.
1100111 FDMUL Double-precision rounding specified.

FNEG. X FPm,FPn
FNEG. $X$ FPn
*FrNEG. < fmt > < ea > ,FPn
*FrNEG. X FPm,FPn
*FrNEG. X FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only
Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessary) an the sign of the mantissa. Stores the result in the destination floating-point data

FNEG will round the result to the precision selected in the floating-point control FSNEG and FDNEG will round the result to single or double precision, resp regardless of the rounding precision selected in the floating-point control regis

## Operation Table:

|  | SOURCE |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| DESTINATION | + | In Range | - | + | Zero | -+ | Infinity |
| Result | Negate | -0.0 |  | +0.0 | - inf |  |  |

[^4]Quotient Byte:
Not affected.
Exception Byte:

BSUN
SNAN
OPERR
OVFL UNFL

INEX2
INEX1

Cleared
Refer to 1.6.5 Not-A-Numbers.
Cleared
Cleared
If source is an extendeddenormalized number, refer to processing in the appropriate user's cleared otherwise.
Cleared Cleared
If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in $t$ priate user's manual.

## Instruction Format:



If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception to allow emulation in software.
the same register. If the single register syntax is used, Motorola assen the source and destination fields to the same value.

Opmode field—Specifies the instruction and rounding precision.
0011010 FNEG Rounding precision specified by the floating-point control register.
1011010 FSNEG Single-precision rounding specified.
1011110 FDNEG Double-precision rounding specified.

## Attributes: Unsized

Description: This instruction does not perform any explicit operation. However, it to force synchronization of the floating- point unit with an integer unit or processing of pending exceptions. For most floating-point instructions, the inte is allowed to continue with the execution of the next instruction once the floati unit has any operands needed for an operation, thus supporting concurrent e of floating-point and integer instructions. The FNOP instruction synchron floating-point unit and the integer unit by causing the integer unit to wait previous floating-point instructions have completed. Execution of FNOP als any exceptions pending from the execution of a previous floating-point instruct processed as a preinstruction exception.

The MC68882 may not wait to begin execution of another floating- point instruc it has completed execution of the current instruction. The FNOP instruction nizes the coprocessor and microprocessor unit by causing the microprocessc wait until the current instruction (or both instructions) have completed.

The FNOP instruction also forces the processing of exceptions pending from cution of previous instructions. This is also inherent in the way that the floati coprocessor utilizes the M68000 family coprocessor interface. Once the floati coprocessor has received the input operand for an arithmetic instruction, i releases the main processor to execute the next instruction (regardless of wh not concurrent execution is prevented for the instruction due to tracing) withou ing the exception during the execution of that instruction. Then, when the main sor attempts to initiate the execution of the next floating-point coprocessor ins a preinstruction exception may be reported to initiate exception processin exception that occurred during a previous instruction. By using the FNOP ins the user can force any pending exceptions to be processed without perforn other operations.

Floating-Point Status Register: Not Affected.

| 1 | 1 | 1 | 1 | COPROCESSOR ID |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

## NOTE

FNOP uses the same opcode as the FBcc.W < label > instruction, with $\mathrm{CC}=\mathrm{F}$ (nontrapping false) and $<$ label $>=+2$ (which results in a displacement of 0 ).

## Attributes:

Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse calculates the modulo remainder of the number in the destination floating-p register, using the source operand as the modulus. Stores the result in the de floating-point data register and stores the sign and seven least significant bi quotient in the floating-point status register quotient byte (the quotient is the $\mathrm{FPn} \div$ Source). The IEEE remainder function is defined as:

$$
\text { FPn - (Source } \times N)
$$

where $\mathrm{N}=\operatorname{INT}$ (FPn $\div$ Source) in the round-to-nearest mode.
The FREM function is not defined for a source operand equal to zero or for a tion operand equal to infinity. Note that this function is not the same as the instruction, which uses the round-to-zero mode and thus returns a remainder th ferent from the remainder required by the IEEE Specification for Binary Floati Arithmetic.

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | + In Range | - | + | Zero\# | - | + | Infinity |
| In Range | $\stackrel{+}{-}$ | IEEE Remainder |  |  | NAN ${ }^{2}$ |  |  | FPn ${ }^{2}$ |
| Zero | $\stackrel{+}{+}$ | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  |  | NAN ${ }^{2}$ |  |  | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |
| Infinity | $\stackrel{+}{+}$ | NAN ${ }^{2}$ |  |  | NAN ${ }^{2}$ |  |  | $\mathrm{NAN} \dagger^{2}$ |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
3. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded.

Quotient Byte:
Loaded with the sign and least significant seven qotient (FPn $\div$ Source). The sign of the quotie exclusive-OR of the sign bits of the source and d operands.

BSUN
SNAN
OPERR
OVFL
UNFL

## DZ

INEX2
INEX1

## Cleared

Refer to 1.6.5 Not-A-Numbers.
Set if the source is zero or the des infinity; cleared otherwise.

## Cleared

Refer to underflow in the appropria manual.
Cleared
Cleared
If $<$ fmt $>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 -Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis 1

## Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack

Description: Converts the source operand to an integer (if necessary) and adds th to the destination exponent. Stores the result in the destination floating-p register. This function has the effect of multiplying the destination by $2^{\text {Sou }}$ much faster than a multiply operation when the source is an integer value.

The floating-point coprocessor assumes that the scale factor is an integer val the operation is executed. If not, the value is chopped (i.e., rounded using tt to-zero mode) to an integer before it is added to the exponent. When the abso of the source operand is $\geq 2^{14}$, an overflow or underflow always results.

## Operation Table:

| DESTINATION | SOURCE ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + | - | + | Zero | - | + | Infinity |
| In Range + - | Scale Exponent |  |  | FPn ${ }^{2}$ |  |  | NAN ${ }^{3}$ |
| Zero + - | + 0.0 | -0.0 | + 0.0 |  | -0.0 |  | NAN ${ }^{3}$ |
| Infinity + - | + inf | - inf | + inf |  | - inf |  | NAN ${ }^{3}$ |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Returns the value of FPn before the operation. However, the result is processed by the normal instruction termination procedure to round it as required. Thus, an overflow and/or inexact result may occur if the rounding precision has been changed to a smaller size since the FPn value was loaded.
3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:
BSUN Cleared
Not affected

BSUN
SNAN
OPERR
OVFL
UNFL
DZ
INEX2
INEX1

SNAN Refer to 1.6.5 Not-A-Numbers.
Set if the source operand is $\pm$ infinity otherwise.
Refer to overflow in the appropriat manual.
Refer to underflow in the appropriat manual.
Cleared
Cleared
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap c bility in the appropriate user's manual.

## Instruction Format:

| 15 | 14 | 13 |  | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 |  | COPROCESSOR ID |  |  |  | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 |  |  |  | 0 | 0 |  | MODE |  |  | REGI |  |
| 0 | R/M | 0 | SOURCE SPECIFIER |  | DESTINATION |  |  | 0 | 1 | 0 | 0 | 1 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis

## Attributes: $\quad$ Size $=($ Byte $)$

Description: If the specified floating-point condition is true, sets the byte integer op the destination to TRUE (all ones); otherwise, sets the byte to FALSE (all zer conditional specifier cc may select any one of the 32 floating-point conditional described in Table 3-23 Floating-Point Conditional Tests.

## Floating-Point Status Register:

Condition Codes: Not affected.
Quotient Byte:
Exception Byte: BSUN

SNAN Not Affected.
OPERR Not Affected.
OVFL Not Affected.
UNFL Not Affected.
DZ Not Affected.
INEX2 Not Affected.
INEX1 Not Affected.
Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the e byte. No other bit is affected.

| 1 | 1 | 1 | 1 | COPROCESSOR |  | 0 | 0 | 1 | EFFECTIVE ADDRESS |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 | 0 | MODE |
| 0 | 0 | 0 | CONDITIONAL PREDICA |  |  |  |  |  |  |

## Instruction Fields:

Effective Address field—Specifies the addressing mode for the byte integer Only data alterable addressing modes can be used as listed in the follow

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $\#$ < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn],od) | - |
| ([bd,PC],Xn,od) | - |

Conditional Predicate field—Specifies one of 32 conditional tests as define Conditional Testing.

## NOTE

When a BSUN exception occurs, a preinstruction exception is taken. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FScc), then it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap) or the exception occurs again immediately upon return to the routine that caused the exception.

## Attributes:

Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessary) and that number into the number in the destination floating-point data register. St result in the destination floating-point data register, rounded to single precision the current rounding precision). This function is undefined for $0 \div 0$ and infinity

Both the source and destination operands are assumed to be representable ir gle-precision format. If either operand requires more than 24 bits of mantis: accurately represented, the extraneous mantissa bits are trancated prior to sion, hence the accuracy of the result is not guaranteed. Furthermore, the res nent may exceed the range of single precision, regardless of the rounding selected in the floating-point control register mode control byte. Refer to 3.6.1 flow, Round, Overflow for more information.

The accuracy of the result is not affected by the number of mantissa bits rec represent each input operand since the input operands just change to extend sion. The result mantissa is rounded to single precision, and the result exp rounded to extended precision, despite the rounding precision selected in the point control register.

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{3,1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | + | In Range | + | Zero | - | + | Infinity |
| In Range | + |  | Divide ngle Precision) | $\begin{aligned} & +\mathrm{inf}^{2} \\ & -\mathrm{inf}^{2} \end{aligned}$ |  | $\begin{aligned} & -\mathrm{inf}^{2} \\ & +\mathrm{inf}^{2} \end{aligned}$ | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  |
| Zero | + | $\begin{array}{r} +0.0 \\ -0.0 \end{array}$ | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ |  | NAN ${ }^{3}$ |  | $\begin{array}{r} +0.0 \\ -0.0 \end{array}$ |  |
| Infinity | + | $+\mathrm{inf}^{+\mathrm{inf}}$ | $\begin{aligned} & -\mathrm{inf} \\ & +\mathrm{inf} \end{aligned}$ | $+\begin{aligned} & +\mathrm{inf}^{\mathrm{inf}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \hline-\mathrm{inf} \\ & +\mathrm{inf} \end{aligned}$ |  | NAN ${ }^{3}$ |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the DZ bit in the floating-point status register exception byte.
3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN
OPERR
OVFL

UNFL

DZ

INEX2

INEX1 manual. manual.

Refer to 1.6.5 Not-A-Numbers.
Set for $0 \div 0$ or infinity $\div$ infinity.
Refer to overflow in the appropria
Refer to underflow in the appropria
Set if the source is zero and the des in range; cleared otherwise.
Refer to inexact result in the ap user's manual.
If < fmt > is packed, refer to the ar user's manual for inexact result or input; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field—Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 -Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 -Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis

## Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack

Description: Converts the source operand to extended precision (if necess multiplies that number by the number in the destination floating-point data Stores the result in the destination floating-point data register, rounded precision (regardless of the current rounding precision).

Both the source and destination operands are assumed to be representable gle-precision format. If either operand requires more than 24 bits of manti: accurately represented, the extraneous mantissa bits are truncated prior to pliction; hence, the accuracy of the result is not guaranteed. Furthermore, exponent may exceed the range of single precision, regardless of the round sion selected in the floating-point control register mode control byte. Refe Underflow, Round, Overflow for more information.

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | In Range | + | Zero |  | + | Infinity |
| In Range |  |  | Multiply gle Precision) | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ | $\begin{aligned} & +\inf \\ & -\mathrm{inf} \end{aligned}$ |  |
| Zero |  | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ | -0.0 +0.0 | $\begin{aligned} & +0.0 \\ & -0.0 \end{aligned}$ |  | $\begin{aligned} & -0.0 \\ & +0.0 \end{aligned}$ |  | NAN ${ }^{2}$ |
| Infinity |  | $+\begin{aligned} & \text { inf } \\ & -i n f \end{aligned}$ | $\begin{aligned} & -\operatorname{sinf}^{+i \text { inf }} \end{aligned}$ |  | NAN |  | $\pm{ }_{-}+\mathrm{inf}$ |  |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## NOTE

The input operand mantissas truncate to single precision before the multiply operation. The result mantissa rounds to single precision despite the rounding precision selected in the floatingpoint control register.

Quotient Byte:
Exception Byte:

BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR
OVFL
UNFL
DZ
INEX2
INEX1
Not affected.

Set if one operand is zero and the infinity; cleared otherwise.
Refer to overflow in the appropriat manual.
Refer to underflow in the appropriat manual.
Cleared
Refer to inexact result in the app user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse calculates the sine of that number. Stores the result in the destination floati data register. This function is not defined for source operands of $\pm$ infinity. If the operand is not in the range of $[-2 \pi \ldots+2 \pi]$, the argument is reduced to wi range before the sine is calculated. However, large arguments may lose during reduction, and very large arguments (greater than approximately $10^{20}$ accuracy. The result is in the range of $[-1 \ldots+1]$.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |
| :---: | :--- | :---: | :--- | :---: | ---: | :--- |
| DESTINATION | $\boldsymbol{+}$ | In Range | -+ | Zero | -+ | Infinity |
| Result | Sine | +0.0 |  | -0.0 | NAN $^{2}$ |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:

Affected as described in 3.6.2 Conditional Testin Not affected.
otherwise.
OVFL Cleared
UNFL Refer to underflow in the appropria manual.

## DZ

INEX2

Cleared
Refer to inexact result in the ap user's manual.
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field—Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| $\#$ < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, then the input op taken from the specified floating-point data register, and the result is wri the same register. If the single register syntax is used, Motorola assem the source and destination fields to the same value.

## Assembler

Syntax:

FSINCOS. < fmt ><ea > ,FPc,FPs
FSINCOS.X FPm,FPc,FPs
Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates both the sine and the cosine of that number. Calculates both simultaneously; thus, this instruction is significantly faster than performing FSIN and FCOS instructions. Loads the sine and cosine results into the d floating-point data register. Sets the condition code bits according to the sine FPs and FPc are specified to be the same register, the cosine result is first lo the register and then is overwritten with the sine result. This function is not $d$ source operands of $\pm$ infinity.

If the source operand is not in the range of $[-2 \pi \ldots+2 \pi]$, the argument is $r$ within that range before the sine and cosine are calculated. However, large a may lose accuracy during reduction, and very large arguments (greater thar mately $10^{20}$ ) lose all accuracy. The results are in the range of $[-1 \ldots+1]$.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -+ |
| FPs | Sine | +0.0 |  | -0.0 | NAN $^{2}$ |
| FPc | Cosine |  | +1.0 |  | NAN $^{2}$ |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.
Quotient Byte: Not affected.
Exception Byte:
BSUN Cleared
SNAN

Refer to 1.6.5 Not-A-Numbers.

## DZ

INEX2

Set if the source is $\pm$ infinity; otherwise.
Cleared
Set if a sine underflow occurs, in wh the cosine result is 1. Cosine underflow. Refer to underflow appropriate user's manual.
Cleared
Refer to inexact result in the app user's manual.
INEX1 If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.
Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field-Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register, FPc field—Specifies the destination floating- point date
FPc. The cosine result is stored in this register.

If $R / M=0$ and the source register field is equal to either of the destination fields, the input operand is taken from the specified floating-point data register appropriate result is written into the same register.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates the hyperbolic sine of that number. Stores the result in the d floating-point data register.

## Operation Table:

|  | SOURCE |  |  |  |  |  |
| :---: | :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| DESTINATION | + | In Range | -+ | Zero | -+ | Infinity |
| Result | Hyperbolic Sine | +0.0 |  | -0.0 | + inf |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN
OPERR
OVFL

UNFL

DZ
INEX2

INEX1

Refer to 1.6.5 Not-A-Numbers. Cleared
Refer to overflow in the appropria manual.
Refer to underflow in the appropria manual.
Cleared
Refer to inexact result in the ap user's manual.
If $<\mathrm{fmt}>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | GIS |  | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, the input operan from the specified floating-point data register, and the result is writter same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

FSQRT.X FPm,FPn
FSQRT.X FPn
*FrSQRT. < fmt > < ea > ,FPn
*FrSQRT FPm,FPn
*FrSQRT FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only
Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates the square root of that number. Stores the result in the destination point data register. This function is not defined for negative operands.

FSQRT will round the result to the precision selected in the floating-point cor ister. FSFSQRT and FDFSQRT will round the result to single or double p respectively, regardless of the rounding precision selected in the floating-poin register.Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | - | Zero | - | + | Infinity |  |  |
| Result | $\sqrt{x}$ |  | NAN $^{2}$ | +0.0 |  | -0.0 | + inf |  |  |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Not affected.
Exception Byte:

BSUN
SNAN
OPERR
OVFL
UNFL
DZ
INEX2

Cleared
Refer to 1.6.5 Not-A-Numbers.
Set if the source operand is not ze negative; cleared otherwise.
Cleared
Cleared
Cleared
Refer to exception processing appropriate user's manual.
INEX1 If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS <br> MODE |  |  |  |
| 0 | R/M | 0 | SOURCE <br> SPECIFIER | DESTINATION <br> REGISTER |  | OPMODE |  |  |  |  |  |  |

If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

| Addressing Mode | Mode | Register | Addressing Mode | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn | $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| An | - | - | $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $(\mathrm{An})$ | 010 | reg. number:An | \# < data > | 111 |
| $(\mathrm{An})+$ | 011 | reg. number:An |  |  |
| $-(\mathrm{An})$ | 100 | reg. number:An |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An | $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An | $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An | $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An | $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An | $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.
same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

Opmode field—Specifies the instruction and rounding precision.
0000100 FSQRT Rounding precision specified by the floating-point control register.
1000001 FSSQRT Single-precision rounding specified.
1000101 FDSQRT Double-precision rounding specified.

FSUB. <fmt > < ea > ,FPn
FSUB.X FPm,FPn
*FrSUB. < fmt > < ea > ,FPn
*FrSUB.X FPm,FPn
where $r$ is rounding precision, $S$ or $D$
*Supported by MC68040 only

## Attributes:

Format = (Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necesse subtracts that number from the number in the destination floating-point data Stores the result in the destination floating-point data register.

## Operation Table:

| DESTINATION |  | SOURCE ${ }^{1}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | In Range | -+ |  | Zero | - | + | Infinity |
| In Range | + | Subtract |  |  | Subtract |  | - inf |  |
| Zero | + | Subtract |  | $\begin{aligned} & +0.0^{2} \\ & +0.0 \end{aligned}$ |  | $\begin{array}{r} +0.0 \\ +0.0^{2} \\ \hline \end{array}$ | - inf |  |
| Infinity | + | $\begin{aligned} & + \text { inf } \\ & - \text { inf } \end{aligned}$ |  |  | $\begin{aligned} & + \text { inf } \\ & - \text { inf } \end{aligned}$ |  | $\begin{aligned} & \text { NAN }{ }^{2} \\ & \text {-inf } \end{aligned}$ |  |

NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Returns +0.0 in rounding modes RN, RZ, and RP; returns -0.0 in RM.
3. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN
OPERR

OVFL

UNFL

DZ
INEX2
Cleared

Refer to 1.6.5 Not-A-Numbers.
Set if both the source and destin like-signed infinities; cleared othery Refer to exception processing appropriate user's manual.
Refer to exception processing appropriate user's manual.

Refer to exception processing appropriate user's manual.
If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS <br> MODE |  | REG |  |  |
| 0 | R/M | 0 | SOURCE <br> SPECIFIER | DESTINATION <br> REGISTER |  | OPMODE |  |  |  |  |  |  |  |

If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

| Addressing Mode | Mode | Register | Addressing Mode | Mode |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn | $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| An | - | - | $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $(\mathrm{An})$ | 010 | reg. number:An | \# < data > | 111 |
| $(\mathrm{An})+$ | 011 | reg. number:An |  |  |
| $-(\mathrm{An})$ | 100 | reg. number:An |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An | $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An | $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An | $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An | $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], o d)$ | 111 |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An | $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

0101000 FSUB
1101000 FSSUB Single-precision rounding specified.
1101100 FDSUB Double-precision rounding specified.

Syntax:
FTAN.X FPm,FPn FTAN.X FPn

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates the tangent of that number. Stores the result in the destination floati data register. This function is not defined for source operands of $\pm$ infinity. If th operand is not in the range of $[-\pi / 2 \ldots+\pi / 2]$, the argument is reduced to wi range before the tangent is calculated. However, large arguments may lose a during reduction, and very large arguments (greater than approximately $10^{20}$, accuracy.

## Operation Table:

|  | SOURCE $^{1}$ |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| DESTINATION | + | In Range | - | + | Zero | -+ | Infinity |
| Result | Tangent | +0.0 |  | -0.0 | NAN $^{2}$ |  |  |

## NOTES:

1. If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.
2. Sets the OPERR bit in the floating-point status register exception byte.

Quotient Byte:
Exception Byte:

Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Set if the source is $\pm$ infinity; otherwise.
OVFL

UNFL

## DZ

INEX2

INEX1

Refer to overflow in the appropria manual.
Refer to underflow in the appropria manual.
Cleared
Refer to inexact result in the ap user's manual.
If $<$ fmt $>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

## Instruction Format:



## Instruction Fields:

Coprocessor ID field—Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.
the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . L$ | 111 |
| $\#$ < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], X n, o d)$ | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.
Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $\mathrm{M}=0$ and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Pack
Description: Converts the source operand to extended precision (if necess calculates the hyperbolic tangent of that number. Stores the result in the di floating-point data register.

## Operation Table:

| DESTINATION | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + | In Range | -+ | Zero | - | + |
| Result | Hyperbolic Tangent | +0.0 |  | -0.0 | +1.0 |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:
-

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN
OPERR
OVFL
UNFL

DZ
INEX2

INEX1

Refer to 1.6.5 Not-A-Numbers.
Cleared
Cleared
Refer to underflow in the appropria manual.
Cleared
Refer to inexact result in the ar user's manual.
If $<\mathrm{fmt}>$ is packed, refer to inexact decimal input in the appropriat manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REGI |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | ils |  | 0 | 0 | 0 | 1 | 0 | O |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to exed instruction. Motorola assemblers default to ID = 1 for the floati coprocessor.

Effective Address field—Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn* | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.
R/M field—Specifies the source operand address mode.
0 - The operation is register to register.
1 - The operation is < ea > to register.

000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 -Packed-Decimal Real (P)
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regi $\mathrm{M}=0$ and the source and destination fields are equal, the input operan from the specified floating-point data register, and the result is writter same register. If the single register syntax is used, Motorola assemble source and destination fields to the same value.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates 10 to the power of that number. Stores the result in the destination point data register.

## Operation Table:

| DESTINATION | SOURCE |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | + | In Range | -+ | Zero | -+ | Infinity |
| Result | $10^{\mathrm{x}}$ |  | +1.0 | + inf |  |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Refer to overflow in the appropriat manual.
UNFL $\quad$ Refer to underflow in the appropriat manual.
DZ Cleared
INEX2 Refer to inexact result in the apr user's manual.
INEX1 If < fmt > is packed, refer to the apr user's manual inexact result on input; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | REC |
| 0 | R/M | 0 |  | URCE CIFIER |  |  | INA |  | 0 | 0 | 1 | 0 | 0 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera
If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, this field is encoded with an M68000 family addressing mode as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| (bd,PC,Xn) | 111 |
| ([bd,PC,Xn],od) | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

| Assembler | FTRAPcc |
| :--- | :--- |
| Syntax: | FTRAPcc.W \# < data > |
|  | FTRAPcc.L \# < data > |

Attributes: $\quad$ Size $=($ Word, Long $)$
Description: If the selected condition is true, the processor initiates exception pr A vector number is generated to reference the TRAPcc exception vector. Th program counter points to the next instruction. If the selected condition is not $t$ is no operation performed and execution continues with the next instr sequence. The immediate data operand is placed in the word(s) follo conditional predicate word and is available for user definition for use withir handler.

The conditional specifier cc selects one of the 32 conditional tests defined Conditional Testing.

## Floating-Point Status Register:

Condition Codes: Not affected
Quotient Byte: Not affected.
Exception Byte: BSUN
SNAN Not Affected.
OPERR Not Affected.
OVFL Not Affected.
UNFL Not Affected.
DZ
INEX2 Not Affected.
INEX1 Not Affected.
Accrued Exception Byte: The IOP bit is set if the BSUN bit is set in the byte; no other bit is affected.

| 1 | 1 | 1 | 1 | COPROCESSOR |  | 0 | 0 | 1 | 1 | 1 | 1 | MO |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CONDITIONAL PREDICAT |  |  |
| 16-BIT OPERAND OR MOST SIGNIFICANT WORD OF 32-BIT OPERAND (IFNEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |
| LEAST SIGNIFICANT WORD OR 32-BIT OPERAND (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |

## Instruction Fields:

Mode field-Specifies the form of the instruction.
010 - The instruction is followed by a word operand.
011 - The instruction is followed by a long-word operand.
100 - The instruction has no operand.
Conditional Predicate field—Specifies one of 32 conditional tests as describec Conditional Testing.

Operand field-Contains an optional word or long-word operand that is user

## NOTE

When a BSUN exception occurs, a preinstruction exception is taken by the main processor. If the exception handler returns without modifying the image of the program counter on the stack frame (to point to the instruction following the FTRAPcc), it must clear the cause of the exception (by clearing the NAN bit or disabling the BSUN trap), or the exception occurs again immediately upon return to the routine that caused the exception.

## Attributes: Format $=($ Byte, Word, Long, Single, Double, Extended, Pack

Description: Converts the source operand to extended precision (if necessary) an condition code bits according to the data type of the result.

Operation Table: The contents of this table differfromtheother operation tables. an entry of this table indicates that the designated condition code bit is alwa the FTST operation. All unspecified condition code bits are cleared d operation.

|  | SOURCE |  |  |  |  |  |  |
| :---: | :--- | :--- | :--- | :--- | :---: | ---: | :--- |
| DESTINATION | + | In Range | - | Zero | -+ | Infinity |  |
| Result | none | N | Z |  | NZ |  |  |

NOTE: If the source operand is a NAN, set the NAN condition code bit. If the source operand is an SNAN, set the SNAN bit in the floating-point status register exception byte

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testi
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Cleared
UNFL Cleared
DZ
INEX2 Cleared
INEX1 If < fmt > is packed, refer to processing in the appropriate user's cleared otherwise.

Accrued Exception Byte: Affected as described in exception processing in t priate user's manual.

| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  | OD |  |  | EGIS |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | $\begin{aligned} & \mathrm{TINA} A \\ & \text { GIS } \end{aligned}$ |  | 0 | 1 | 1 | 1 | 0 |  |

## Instruction Fields:

Effective Address field-Determines the addressing mode for external operar If $R / M=0$, this field is unused and should be all zeros.
If $R / M=1$, specifies the location of the source operand. Only data addressing can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn $^{*}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field-Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 — Packed-Decimal Real (P)*
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
*This encoding will cause an unimplemented data type exception in the MC68040 to allow emulation in software.

Destination Register field-Since the floating-point unit uses a common word format for all of the arithmetic instructions (including FTST), th treated in the same manner for FTST as for the other arithmetic instructi though the destination register is not modified. This field should be set maintain compatibility with future devices; however, the floating-point not signal an illegal instruction trap if it is not zero.

Attributes: $\quad$ Format $=($ Byte, Word, Long, Single, Double, Extended, Packe
Description: Converts the source operand to extended precision (if necessa calculates two to the power of that number. Stores the result in the destination point data register.

## Operation Table:

|  | SOURCE |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :--- |
| DESTINATION | + | In Range | -+ | Zero | -+ |
| Result | $2^{\mathrm{x}}$ | +1.0 | + inf |  |  |

NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

## Floating-Point Status Register:

Condition Codes:
Quotient Byte:
Exception Byte:

Affected as described in 3.6.2 Conditional Testin
Not affected.
BSUN Cleared
SNAN Refer to 1.6.5 Not-A-Numbers.
OPERR Cleared
OVFL Refer to overflow in the appropriat manual.
UNFL $\quad$ Refer to underflow in the appropriat manual.
DZ
INEX2

INEX1

Cleared
Refer to inexact result in the apr user's manual.
If < fmt > is packed, refer to inexact decimal input in the appropriate manual; cleared otherwise.

Accrued Exception Byte: Affected as described in IEEE exception and trap bility in the appropriate user's manual.

| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  | 0 | 0 | 0 |  | OD |  |  | REC |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  |  | 0 | 0 | 1 | 0 | 0 |  |

## Instruction Fields:

Coprocessor ID field-Specifies which coprocessor in the system is to ext instruction. Motorola assemblers default to ID = 1 for the floa coprocessor.

Effective Address field—Determines the addressing mode for external opera If $R / M=0$, this field is unused and should be all zeros.

If $R / M=1$, this field is encoded with an M68000 family addressing mode a the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{\star}$ | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $\#$ < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,PC],Xn,od) | 111 |

*Only if < fmt > is byte, word, long, or single.

Source Specifier field—Specifies the source register or data format.
If $R / M=0$, specifies the source floating-point data register.
If $R / M=1$, specifies the source data format:
000 - Long-Word Integer (L)
001 - Single-Precision Real (S)
010 - Extended-Precision Real (X)
011 - Packed-Decimal Real (P)
100 - Word Integer (W)
101 - Double-Precision Real (D)
110 - Byte Integer (B)
Destination Register field-Specifies the destination floating- point data regis $M=0$ and the source and destination fields are equal, the input operand from the specified floating-point data register, and the result is written same register. If the single register syntax is used, Motorola assemblers source and destination fields to the same value.

## SUPERVISOR (PRIVILEGED) INSTRUCTIONS

This section contains information about the supervisor privileged instruction M68000 family. Each instruction is described in detail, and the instruction descrip arranged in alphabetical order by instruction mnemonic.

Any differences within the M68000 family of instructions are identified in the instruc instruction only applies to a certain processor or processors, the processor(s) instruction pertains to is identified under the title of the instruction. For example:

## Invalidate Cache Lines (MC68040)

All references to the MC68000, MC68020, and MC68030 include reference corresponding embedded controllers, MC68EC000, MC68EC020, and MC68E references to the MC68040 include the MC68LC040 and MC68EC040. Thi throughout this section unless otherwise specified.

If the instruction applies to all the M68000 family but a processor or processors n different instruction field, instruction format, etc., the differences will be identified paragraph. For example:

MC68020, MC68030 and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ 110 reg. number: An |
| :--- |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - | - |
| :--- | :--- | :--- |

*Can be used with CPU32 processo
The following instructions are listed separately for each processor due to differences involved within the instruction:

| PFLUSH | Flush ATC Entries |
| :--- | :--- |
| PMOVE | Move PMMU Register |
| PTEST | Test Logical Address |

Appendix A Processor Instruction Summary provides a listing of all processor instructions that apply to them for quick reference.

Assembler
Syntax: ANDI \# < data > ,SR
Attributes: $\quad$ size $=($ word $)$
Description: Performs an AND operation of the immediate operand with the conter status register and stores the result in the status register. All implemented bi status register are affected.

## Condition Codes:



X—Cleared if bit 4 of immediate operand is zero; unchanged otherwise.
N —Cleared if bit 3 of immediate operand is zero; unchanged otherwise.
Z—Cleared if bit 2 of immediate operand is zero; unchanged otherwise.
V -Cleared if bit 1 of immediate operand is zero; unchanged otherwise.
C-Cleared if bit 0 of immediate operand is zero; unchanged otherwise.

## Instruction Format:

| 5 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 16-BIT WORD DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Attributes: Unsized

Description: Invalidates selected cache lines. The data cache, instruction ca caches, or neither cache can be specified. Any dirty data in data cache invalidate are lost; the CPUSH instruction must be used when dirty data contained in the data cache.

## Specific cache lines can be selected in three ways:

1. CINVL invalidates the cache line (if any) matching the physical addres specified address register.
2. CINVP invalidates the cache lines (if any) matching the physical mem in the specified address register. For example, if 4 K -byte page sizes a ed and An contains \$12345000, all cache lines matching page \$1234 validate.
3. CINVA invalidates all cache entries.

## Condition Codes:

Not affected.

## Instruction Fields:

Cache field-Specifies the Cache.
00-No Operation
01-Data Cache
10-Instruction Cache
11-Data and Instruction Caches
Scope field-Specifies the Scope of the Operation.
00-Illegal (causes illegal instruction trap)
01-Line
10—Page
11-All
Register field-Specifies the address register for line and page operations. operations, the low-order bits 3-0 of the address are don't cares. Bits 110 of the address are don't care for 4 K -byte or 8 K -byte page op respectively.

Assembler
Syntax:
Attributes: Unsized
Description: Restores the internal state of a coprocessor usually after it has been a preceding cpSAVE instruction.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Coprocessor ID field-Identifies the coprocessor that is to be restored. Coproc of 000 results in an F-line exception for the MC68030.

Effective Address field-Specifies the location where the internal state coprocessor is located. Only postincrement or control addressing modes used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg.number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(d_{16}, P C\right)$ | 111 |
| $\left(d_{8}, P C, X n\right)$ | 111 |
| $(b d, P C, X n)$ | 111 |
| $([b d, P C, X n], o d)$ | 111 |
| $([b d, P C], \mathrm{Xn}, \mathrm{od}$ | 111 |

## NOTE

If the format word returned by the coprocessor indicates "come again", pending interrupts are not serviced.

Assembler
Syntax:
cpSAVE < ea >

## Attributes: Unsized

Description: Saves the internal state of a coprocessor in a format that can be re a cpRESTORE instruction.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Coprocessor ID field—Identifies the coprocessor for this operation. Coproce 000 results in an F-line exception for the MC68030.

Effective Address field-Specifies the location where the internal stat coprocessor is to be saved. Only predecrement or control alterable ac modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| ([bd,PC],Xn, od) | - |

## Invalidate Selected Cache Lines ELSE TRAP

| Assembler | CPUSHL < caches > ,(An) |
| :--- | :--- |
| Syntax: | CPUSHP < caches $>,(\mathrm{An})$ |
|  | CPUSHA < caches > |
|  | Where < caches > specifies the instruction cache, data cache, |
|  | both caches, or neither cache. |

Attributes: Unsized
Description: Pushes and then invalidates selected cache lines. The DATA instruction cache, both caches, or neither cache can be specified. When the da is specified, the selected data cache lines are first pushed to memory (if they dirty DATA) and then invalidated. Selected instruction cache lines are invalida Specific cache lines can be selected in three ways:

1. CPUSHL pushes and invalidates the cache line (if any) matching the $p$ address in the specified address register.
2. CPUSHP pushes and invalidates the cache lines (if any) matching the memory page in the specified address register. For example, if 4K-byte sizes are selected and An contains $\$ 12345000$, all cache lines matchir $\$ 12345000$ are selected.
3. CPUSHA pushes and invalidates all cache entries.

## Condition Codes:

Not affected.

## Instruction Format:



01-Data Cache
10-Instruction Cache
11-Data and Instruction Caches
Scope field-Specifies the Scope of the Operation. 00-Illegal (causes illegal instruction trap)
01-Line
10—Page
11-All
Register field—Specifies the address register for line and page operations operations, the low-order bits 3-0 of the address are don't care. Bits 11 0 of the address are don't care for 4 K -byte or 8 K -byte page or respectively.

## Inen Source $\oplus \mathrm{SR} \rightarrow \mathrm{SR}$

## ELSE TRAP

## Assembler

Syntax: EORI \# < data > ,SR

## Attributes: <br> Size $=($ Word $)$

Description: Performs an exclusive-OR operation on the contents of the status using the immediate operand and stores the result in the status regi implemented bits of the status register are affected.

## Condition Codes:



X —Changed if bit 4 of immediate operand is one; unchanged otherwise.
N —Changed if bit 3 of immediate operand is one; unchanged otherwise.
Z—Changed if bit 2 of immediate operand is one; unchanged otherwise.
V—Changed if bit 1 of immediate operand is one; unchanged otherwise.
C-Changed if bit 0 of immediate operand is one; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |

Syntax: FRESTORE < ea >

## Attributes: <br> Unsized

Description: Aborts the execution of any floating-point operation in progress an new floating-point unit internal state from the state frame located at the address. The first word at the specified address is the format word of the ste It specifies the size of the frame and the revision number of the floating-poin created it. A format word is invalid if it does not recognize the size of the fra revision number does not match the revision of the floating-point unit. If the for is invalid, FRESTORE aborts, and a format exception is generated. If the for is valid, the appropriate state frame is loaded, starting at the specified loc proceeding through higher addresses.

The FRESTORE instruction does not normally affect the programmer's mode of the floating-point coprocessor, except for the NULL state size, as describ It is only for restoring the user invisible portion of the machine. The FR instruction is used with the FMOVEM instruction to perform a full context rest the floating-point unit, including the floating- point data registers and syste registers. To accomplish a complete restoration, the FMOVEM instructions executed to load the programmer's model, followed by the FRESTORE inst load the internal state and continue any previously suspended operation.

STORE operation with this size state frame is equivalent to a hardwa of the floating-point unit. The programmer's model is set to the res with nonsignaling NANs in the floating-point data registers and zer floating-point control register, floating-point status register, and point instruction address register. (Thus, it is unnecessary to load grammer's model before this operation.)

IDLE: This state frame is 4 bytes long in the MC68040, 28 (\$1C) bytes lo MC68881, and 60 (\$3C) bytes long in the MC68882. An FRESTOF ation with this state frame causes the floating-point unit to be restor idle state, waiting for the initiation of the next instruction, with no ex pending. The programmer's model is not affected by loading this state frame.

UNIMP: This state frame is generated only by the MC68040. It is 48 (\$30) by An FSAVE that generates this size frame indicates either an unimple floating-point instruction or only an E1 exception is pending. This never generated when an unsupported data type exception is pendi E3 exception is pending. If both E1 and E3 exceptions are pending, frame is generated.

BUSY: This state frame is 96 (\$60) bytes long in the MC68040, 184 (\$B8) by in the MC68881, and 216 (\$D8) bytes long in the MC68882. An FRE operation with this size state frame causes the floating-point ur restored to the busy state, executing the instructions that were sus by a previous FSAVE operation. The programmer's model is not aff loading this type of state frame; however, the completion of the sus instructions after the restore is executed may modify the progr: model.

Floating-Point Status Register: Cleared if the state size is NULL; otherwise, not a

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  | CE |  | 1 | 0 | 1 |  | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 1 |  | ID |  | 1 | 0 | 1 |  | MODE |  |  | REC |

## Instruction Field:

Effective Address field-Determines the addressing mode for the state fra postincrement or control addressing modes can be used as listed in the table:

| Addressing Mode | Mode | Register |  | Addressing Mode | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Dn | - | - |  | $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| An | - | - |  | $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $(\mathrm{An})$ | 010 | reg. number:An |  | \# < data > | - |
| $(\mathrm{An})+$ | 011 | reg. number:An |  |  |  |
| $-(\mathrm{An})$ | - | - |  |  |  |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |  | $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An | $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |  |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |  | $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |  | $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,An],Xn, od) | 110 | reg. number:An |  | $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |
|  |  |  |  |  |  |

## Attributes: Unsized

Description: FSAVE allows the completion of any floating-point operation in pros the MC68040. It saves the internal state of the floating-point unit in a stat located at the effective address. After the save operation, the floating-point unit idle state, waiting for the execution of the next instruction. The first word writte state frame is the format word specifying the size of the frame and the revision of the floating-point unit.

Any floating-point operations in progress when an FSAVE instruction is encc can be completed before the FSAVE executes, saving an IDLE state frame. E of instructions already in the floating-point unit pipeline continues until complet instructions in the pipeline or generation of an exception by one of the instruct IDLE state frame is created by the FSAVE if no exceptions occurred; othe BUSY or an UNIMP stack frame is created.

FSAVE suspends the execution of any operation in progress and saves the state in a state frame located at the effective address for the MC68881/MC688 the save operation, the floating-point coprocessor is in the idle state, waitin! execution of the next instruction. The first word written to the state frame is th word, specifying the size of the frame and the revision number of the floati coprocessor. The microprocessor unit initiates the FSAVE instruction by rea floating-point coprocessor save CIR. The floating-point coprocessor save encoded with a format word that indicates the appropriate action to be take main processor. The current implementation of the floating-point coprocesso returns one of five responses in the save CIR:

| Value | Definition |
| :--- | :--- |
| $\$ 0018$ | Save NULL state frame |
| $\$ 0118$ | Not ready, come again |
| $\$ 0218$ | Illegal, take format exception |
| $\$ X X 18$ | Save IDLE state frame |
| \$XXB4 | Save BUSY state frame |

NOTE: $X X$ is the floating-point coprocessor version number.
word to cause the main processor to wait while an internal operation complet sible, to allow an IDLE frame rather than a BUSY frame to be saved. The illes word aborts an FSAVE instruction that is attempted while the floating-point sor executes a previous FSAVE instruction. All other format words cause the cessor unit to save the indicated state frame at the specified address. For st details see state frames in the appropriate user's manual.

The following state frames apply to both the MC68040 and the MC68881/MC
NULL: This state frame is 4 bytes long. An FSAVE instruction that gene state frame indicates that the floating-point unit state has not been since the last hardware reset or FRESTORE instruction with a N frame. This indicates that the programmer's model is in the reset s nonsignaling NANs in the floating-point data registers and zeros in ing- point control register, floating-point status register, and floa instruction address register. (Thus, it is not necessary to save the mer's model.)

IDLE: $\quad$ This state frame is 4 bytes long in the MC68040, 28 (\$1C) bytes MC68881, and 60 (\$3C) bytes long in the MC68882. An FSAVE ir that generates this state frame indicates that the floating-point un in an idle condition and is without any pending exceptions waiting tiation of the next instruction.

UNIMP: This state frame is generated only by the MC68040. It is $48(\$ 30)$ b An FSAVE that generates this size frame indicates either an unimp floating-point instruction or that only an E1 exception is pending. T is never generated when an unsupported data type exception exception is pending. If both E1 and E3 exceptions are pending, frame is generated.

BUSY: This state frame is 96 (\$60) bytes long in the MC68040, 184 (\$B8) k in the MC68881, and 216 (\$D8) bytes long in the MC68882. A instruction that generates this size state frame indicates that the point unit encountered an exception while attempting to complete tl tion of the previous floating-point instructions.
unit that includes the floating-point data registers and system control regis accomplish a complete context save, first execute an FSAVE instruction to the current operation and save the internal state, then execute the app FMOVEM instructions to store the programmer's model.

Floating-Point Status Register: Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Field:

Effective Address field—Determines the addressing mode for the state fran predecrement or control alterable addressing modes can be used as liste following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| ([bd,An,Xn] ,od) | 110 | reg. number:An |
| ([bd,An],Xn ,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| ([bd,PC],Xn ,od) | - |

## Assembler

Syntax: MOVE SR, < ea >
Attributes:
Size $=($ Word $)$

Description: Moves the data in the status register to the destination loca destination is word length. Unimplemented bits are read as zeros.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | MODE |  | REC |

Effective Address field-Specifies the destination location. Only data addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number: An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number: An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number: An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | - |
| :---: | :---: |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

*Available for the CPU32.

## NOTE

Use the MOVE from CCR instruction to access only the condition codes.

## Else TRAP

## Assembler

Syntax: MOVE < ea > ,SR

Attributes: $\quad$ Size $=($ Word $)$
Description: Moves the data in the source operand to the status register. Tr operand is a word, and all implemented bits of the status register are affecte

## Condition Codes:

Set according to the source operand.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 2 |  |  |

Effective Address field-Specifies the location of the source operand. O addressing modes can be used as listed in the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{*}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{*}$ | 111 |
| :---: | :---: |
| $([b d, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | 111 |

*Available for the CPU32.

## Else TRAP

| Assembler | MOVE USP,An |
| :--- | :--- |
| Syntax: | MOVE An,USP |

Attributes:
Size $=($ Long $)$
Description: Moves the contents of the user stack pointer to or from the specified register.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | dr | REG |

## Instruction Fields:

dr field—Specifies the direction of transfer.
0 -Transfer the address register to the user stack pointer.
1-Transfer the user stack pointer to the address register.
Register field—Specifies the address register for the operation.

Assembler
Syntax:
Attributes:
Description: Moves the contents of the specified control register (Rc) to the general register (Rn) or copies the contents of the specified general registe specified control register. This is always a 32-bit transfer, even though the register may be implemented with fewer bits. Unimplemented bits are read as

## Condition Codes:

Not affected.

## Instruction Format:



## Instruction Fields:

dr field-Specifies the direction of the transfer.
0 -Control register to general register.
1-General register to control register.
A/D field-Specifies the type of general register.
0—Data Register
1—Address Rregister

| Hex ${ }^{1}$ | Control Register |
| :---: | :---: |
| MC68010/MC68020/MC68030/MC68040/CPU32 |  |
| 000 | Source Function Code (SFC) |
| 001 | Destination Function Code (DFC) |
| 800 | User Stack Pointer (USP) |
| 801 | Vector Base Register (VBR) |
| MC68020/MC68030/MC68040 |  |
| 002 | Cache Control Register (CACR) |
| 802 | Cache Address Register (CAAR) ${ }^{2}$ |
| 803 | Master Stack Pointer (MSP) |
| 804 | Interrupt Stack Pointer (ISP) |
| MC68040/MC68LC040 |  |
| 003 | MMU Translation Control Register (TC) |
| 004 | Instruction Transparent Translation Register 0 (ITTO) |
| 005 | Instruction Transparent Translation Register 1 (ITT1) |
| 006 | Data Transparent Translation Register 0 (DTT0) |
| 007 | Data Transparent Translation Register 1 (DTT1) |
| 805 | MMU Status Register (MMUSR) |
| 806 | User Root Pointer (URP) |
| 807 | Supervisor Root Pointer (SRP) |
| MC68EC040 only |  |
| 004 | Instruction Access Control Register 0 (IACRO) |
| 005 | Instruction Access Control Register 1 (IACR1) |
| 006 | Data Access Control Register 0 (DACR1) |
| 007 | Data Access Control Register 1 (DACR1) |

## NOTES:

1. Any other code causes an illegal instruction exception
2. For the MC68020 and MC68030 only.

Assembler
Syntax:
Attributes: $\quad$ Size $=($ Byte, Word, Long $)$
Description: This instruction moves the byte, word, or long operand from the general register to a location within the address space specified by the de function code (DFC) register, or it moves the byte, word, or long operanc location within the address space specified by the source function code (SFC) to the specified general register. If the destination is a data register, the source replaces the corresponding low-order bits of that data register, depending on of the operation. If the destination is an address register, the source operano extended to 32 bits and then loaded into that address register.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SIZE |  | EFFECTIVE ADDRESS |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 |  | 1 | 0 |  |  | MODE |  |  | REGI |  |
| A/D | REGISTER |  |  | dr | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

Effective Address field-Specifies the source or destination location within the address space. Only memory alterable addressing modes can be used a the following tables:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |

MC68020, MC68030, and MC68040 only

| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})^{\star}$ | 110 | reg. number:An |
| :---: | :---: | :---: |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})^{\star}$ | - |
| :---: | :---: |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

*Available for the CPU32.
A/D field-Specifies the type of general register. 0-Data Register
1—Address Register
Register field—Specifies the register number.
dr field-Specifies the direction of the transfer.
0 -From < ea > to general register.
1-From general register to <ea>.
exampies witn tne same adaress register as ootn source and destination.

MOVES.x An,(An) +
MOVES.x An,D(An)
The current implementations of the MC68010, MC68020, MC68030, and MC68040 store the incremented or decremented value of An. Check the following code sequence to determine what value is stored for each case.

MOVEA.L \#\$1000,A0
MOVES.LA0,(A0) +
MOVES.LA0,D(A0)
Because the MC68040 implements a merged instruction and data space, the MC68040's integer unit into data references (SFC/DFC $=5$ or 1) translates MOVES accesses to the OinstructionO address spaces (SFC/DFC = 6 or 2). The data memory unit handles these translated accesses as normal data accesses. If the access fails due to an ATC fault or a physical bus error, the resulting access error stack frame contains the converted function code in the TM field for the faulted access. To maintain cache coherency, MOVES accesses to write the OinstructionO address space must be preceded by invalidation of the instruction cache line containing the referenced location.

## Else TRAP

## Assembler

Syntax: $\quad$ ORI \# < data > ,SR
Attributes: $\quad$ Size $=($ Word $)$
Description: Performs an inclusive-OR operation of the immediate operand and 1 register's contents and stores the result in the status register. All implement the status register are affected.

## Condition Codes:

| X | N | $\mathbf{Z}$ |  | V |
| :---: | :---: | :---: | :---: | :---: |
|  | C |  |  |  |
|  | $*$ | $*$ | $*$ | $*$ |

X—Set if bit 4 of immediate operand is one; unchanged otherwise.
N -Set if bit 3 of immediate operand is one; unchanged otherwise.
Z—Set if bit 2 of immediate operand is one; unchanged otherwise.
V -Set if bit 1 of immediate operand is one; unchanged otherwise.
C-Set if bit 0 of immediate operand is one; unchanged otherwise.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |  |

Assembler
Syntax:
PBcc. < size > < label >
Attributes: $\quad$ Size $=($ Word, Long $)$
Description: If the specified paged memory management unit condition is met, e continues at location (PC) + displacement. The displacement is a twos com integer that counts the relative distance in bytes. The value in the program cc the address of the displacement word(s). The displacement may be either 16 or

The condition specifier cc indicates the following conditions:

| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BS | B set | 000000 |
| LS | L set | 000010 |
| SS | S set | 000100 |
| AS | A set | 000110 |
| WS | W set | 001000 |
| IS | I set | 001010 |
| GS | G set | 001100 |
| CS | C set | 001110 |


| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BC | B clear | 000001 |
| LC | L clear | 000011 |
| SC | S clear | 000101 |
| AC | A clear | 000111 |
| WC | W clear | 001001 |
| IC | I clear | 001011 |
| GC | G clear | 001101 |
| CC | C clear | 001111 |

PMMU Status Register: Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | SIZE |  | MC68851 CONDITION |  |  |
| 16-BIT DISPLACEMENT OR MOST SIGNIFICANT WORD OF 32-BITDISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

## 1-Displacement is 32 bits.

MC68851 Condition field-Specifies the coprocessor condition to be tested. is passed to the MC68851, which provides directives to the main proc processing this instruction.

Word Displacement field—The shortest displacement form for MC68851 br 16 bits.

Long-Word Displacement field—Allows a displacement larger than 16 bits.

## Else No Operation

Else TRAP

## Assembler

Syntax: $\quad$ PDBcc Dn, < label >

## Attributes: $\quad$ Size $=($ Word $)$

Description: This instruction is a looping primitive of three parameters: an N condition, a counter (an MC68020 data register), and a 16-bit displacem instruction first tests the condition to determine if the termination condition for has been met. If so, the main processor executes the next instruction in the in stream. If the termination condition is not true, the low-order 16 bits of the register are decremented by one. If the result is not D1, execution continue location specified by the current value of the program counter plus the sign-e 16 -bit displacement. The value of the program counter used in the branch calculation is the address of the PDBcc instruction plus two.

The condition specifier cc indicates the following conditions:

| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BS | B set | 000000 |
| LS | L set | 000010 |
| SS | S set | 000100 |
| AS | A set | 000110 |
| WS | W set | 001000 |
| IS | I set | 001010 |
| GS | G set | 001100 |
| CS | C set | 001110 |


| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BC | B clear | 000001 |
| LC | L clear | 000011 |
| SC | S clear | 000101 |
| AC | A clear | 000111 |
| WC | W clear | 001001 |
| IC | I clear | 001011 |
| GC | G clear | 001101 |
| CC | C clear | 001111 |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | COUNT |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 | MC68851 CONDITION |  |

## Instruction Fields:

Register field-Specifies the data register in the main processor to be us counter.

MC68851 Condition field—Specifies the MC68851 condition to be tested. Tr passed to the MC68851, which provides directives to the main proo processing this instruction.

Displacement field—Specifies the distance of the branch in bytes.

| Assembler | PFLUSHA |
| :--- | :--- |
| Syntax: | PFLUSH FC,MASK |
|  | PFLUSH FC,MASK, < ea > |

## Attributes: Unsized

Description: PFLUSH invalidates address translation cache entries. The instruc three forms. The PFLUSHA instruction invalidates all entries. When the in: specifies a function code and mask, the instruction invalidates all entries for a function code(s). When the instruction also specifies an < ea >, the in: invalidates the page descriptor for that effective address entry in each selected code.

The mask operand contains three bits that correspond to the three function c Each bit in the mask that is set to one indicates that the corresponding bit o operand applies to the operation. Each bit in the mask that is zero indicates a and of the ignored function code. For example, a mask operand of 100 cal instruction to consider only the most significant bit of the FC operand. If the FC is 001 , function codes 000, 001, 010, and 011 are selected.

The FC operand is specified in one of the following ways:

1. Immediate-Three bits in the command word.
2. Data Register—The three least significant bits of the data register spec the instruction.
3. Source Function Code (SFC) Register
4. Destination Function Code (DFC) Register

## Condition Codes:

Not affected.

## MMU Status Register:

Not affected.

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRES |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | MODE | RES |
| 0 | 0 | 1 | MODE |  |  | 0 | 0 |  | MASK |  |  |

## Instruction Fields:

Effective Address field—Specifies a control alterable address. The address ti cache entry for this address is invalidated. Valid addressing modes a following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

## NOTE

The address field must provide the memory management unit with the effective address to be flushed from the address translation cache, not the effective address describing where the PFLUSH operand is located. For example, to flush the address translation cache entry corresponding to a logical address that is temporarily stored on top of the system stack, the instruction PFLUSH [(SP)] must be used since PFLUSH (SP) would invalidate the address translation cache entry mapping the system stack (i.e., the effective address passed to the memory management unit is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

110-Flush by function code and effective address.
Mask field-Mask for selecting function codes. Ones in the mask corres applicable bits; zeros are bits to be ignored. When mode is 001, mask 000.

FC field—Function code of entries to be flushed. If the mode field is 001, FC fi be 00000; otherwise:
10XXX - Function code is specified as bits XXX.
01DDD - Function code is specified as bits $2-0$ of data register DDD. 00000 - Function code is specified as SFC register. 00001 - Function code is specified as DFC register.

## Else TRAP

| Assembler | PFLUSH (An) |
| :--- | :--- |
| Syntax: | PFLUSHN (An) |
| Syntax: | PFLUSHA |
| Syntax: | PFLUSHAN |

## Attributes: Unsized

Description: Invalidates address translation cache entries in both the instruction address translation caches. The instruction has two forms. The PFLUSHA it invalidates all entries. The PFLUSH (An) instruction invalidates the entry address translation cache which matches the logical address in An and the function code.

The function code for PFLUSH is specified in the destination function code Destination function code values of 1 or 2 will result in flushing of user addre lation cache entries in both address translation caches; whereas, values of result in flushing of supervisor address translation cache entries. PFLUSH is for destination function code values of $0,3,4$, and 7 and may cause flush unexpected entry.

The PFLUSHN and PFLUSHAN instructions have a global option specified a date only nonglobal entries. For example, if only page descriptors for operatir code have the global bit set, these two PFLUSH variants can be used to flush address translation cache entries during task swaps.

## Condition Codes:

Not affected.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OPMODE | REGI |  |

## Instruction Fields:

Opmode field-Specifies the flush operation.

| Opcode | Operation | Assembler Syntax |
| :---: | :--- | :---: |
| 00 | Flush page entry if not global | PFLUSHN (An) |
| 01 | Flush page entry | PFLUSH (An) |
| 10 | Flush all except global entries | PFLUSHAN |
| 11 | Flush all entries | PFLUSHA |

Register field—Specifies the address register containing the effective addre flushed when flushing a page entry.

Assembler Syntax:

## Attributes: <br> Unsized

Description: This instruction should not be executed when using an MC68EC PFLUSH encoding suspends operation of the MC68EC040 for an indefinite time and subsequently continues with no adverse effects.

## Condition Codes:

Not affected.

## Instruction Format:

Postincrement Source and Destination

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OPMODE | REG |  |

## Instruction Fields:

Opmode field—Specifies the flush operation.

| Opcode | Operation | Assembler Syntax |
| :---: | :--- | :---: |
| 00 | Flush page entry if not global | PFLUSHN (An) |
| 01 | Flush page entry | PFLUSH (An) |
| 10 | Flush all except global entries | PFLUSHAN |
| 11 | Flush all entries | PFLUSHA |

Register field—Specifies the address register containing the effective addr flushed when flushing a page entry.

## Operation:

Assembler Syntax:

If Supervisor State
Then Address Translation Cache Entries For Destination A Are Invalidated

## Else TRAP

PFLUSHA
PFLUSH FC,MASK
PFLUSHS FC,MASK
PFLUSH FC,MASK, < ea >
PFLUSHS FC,MASK, < ea >

## Attributes: Unsigned

Description: PFLUSHA invalidates all entries in the address translation cache.
PFLUSH invalidates a set of address translation cache entries whose functi bits satisfy the relation: (address translation cache function code bits and mas and MASK) for all entries whose task alias matches the task alias currently acti the instruction is executed. With an additional effective address argument, invalidates a set of address translation cache entries whose function code sati relation above and whose effective address field matches the corresponding $b$ evaluated effective address argument. In both of these cases, address tre cache entries whose SG bit is set will not be invalidated unless the PFLUSHS ified.

The function code for this operation may be specified as follows:

1. Immediate-The function code is four bits in the command word.
2. Data Register-The function code is in the lower four bits of the MC680 register specified in the instruction.
3. Source Function Code (SFC) Register-The function code is in the CP register. Since the SFC of the MC68020 has only three implemented b function codes \$0D\$7 can be specified in this manner.
4. Destination Function Code (DFC) Register-The function code is in the DFC register. Since the DFC of the MC68020 has only three implemen only function codes \$0D\$7 can be specified in this manner.

PMMU Status Register: Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | CTI | DD |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | MOD |  |  |
| 0 | 0 | 1 | MODE |  |  | 0 | MASK |  |  |  | FC |  |  |

## Instruction Fields:

Effective Address field-Specifies an address whose page descriptor is to $b$ from (invalidated) the address translation cache. Only control alterable a modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn ,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| $\#$ < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

## NOTE

The effective address field must provide the MC68851 with the effective address of the entry to be flushed from the address translation cache, not the effective address describing where the PFLUSH operand is located. For example, in order to flush the address translation cache entry corresponding to a logical address that is temporarily stored on the top of the system stack, the instruction PFLUSH [(SP)] must be used since PFLUSH (SP) would invalidate the address translation cache entry mapping the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

Mode field-Specifies how the address translation cache is to be flushed. 001-Flush all entries.
100-Flush by function code only.
101-Flush by function code including shared entries.
110-Flush by function code and effective address.
111-Flush by function code and effective address including shared entries
Mask field—Indicates which bits are significant in the function code compare indicates that the bit position is not significant; a one indicates that the bit is significant. If mode $=001$ (flush all entries), mask must be 0000 .

FC field—Function code of address to be flushed. If the mode field is 001 entries), function code must be 00000; otherwise:
1DDDD - Function code is specified as four bits DDDD.
$01 R R R$ - Function code is contained in CPU data register RRR.
00000 - Function code is contained in CPU SFC register.
00001 - Function code is contained in CPU DFC register.

Description: The quad word pointed to by < ea > is regarded as a previously use the CPU root pointer register. The root pointer table entry matching this pointer register (if any) is flushed, and all address translation cache entries lo this value of CPU root pointer register (except for those that are globally sh invalidated. If no entry in the root pointer table matches the operand of this in no action is taken.

If the supervisor root pointer is not in use, the operating system should not PFLUSHR command to destroy a task identified by the current CPU root po ister. It should wait until the CPU root pointer register has been loaded witl pointer identifying the next task until using the PFLUSHR instruction. At any cution of the PFLUSHR instruction for the current CPU root pointer register c current task alias to be corrupted.

## Instruction Format:


pointer register register. Uniy memory adaressing moaes can oe usea as the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | 111 |
| ([bd,PC],Xn ,od) | 111 |

## NOTE

The effective address usage of this instruction is different than that of other PFLUSH variants.

## Else TRAP

| Assembler | PLOADR FC, < ea > |
| :--- | :--- |
| Syntax: | PLOADW FC, < ea > |

## Attributes: <br> Unsized

Description: For the MC68851, PLOAD searches the translation table for a tran the specified effective address. If one is found, it is flushed from the address ti cache, and an entry is made as if a bus master had run a bus cycle. Used anc bits in the table are updated as part of the table search. The MC68851 ig logical bus arbitration signals during the flush and load phases at the er instruction. This prevents the possibility of an entry temporarily disappearing address translation cache and causing a false table search.

This instruction will cause a paged memory management unit illegal operatic tion (vector \$39) if the E-bit of the translation control register is clear.

The function code for this operation may be specified to be:

1. Immediate-The function code is specified as four bits in the commar
2. Data Register-The function code is contained in the lower four bits it MC68020 data register specified in the instruction.
3. Source Function Code (SFC) Register-The function code is in the C register. Since the SFC of the MC68020 has only three implemented function codes \$0D\$7 can be specified in this manner.
4. Destination Function Code (DFC) Register-The function code is in th DFC register. Since the DFC of the MC68020 has only three impleme only function codes $\$ 0 \mathrm{D} \$ 7$ can be specified in this manner.
attempted to access that address. Sets the used and modified bits appropriatel of the search. The instruction executes despite the value of the E-bit in the tra control register or the state of the MMUDIS signal.

The < function code > operand is specified in one of the following ways:

1. Immediate-Three bits in the command word.
2. Data Register-The three least significant bits of the data register sped the instruction.
3. Source Function Code (SFC) Register
4. Destination Function Code (DFC) Register

The effective address field specifies the logical address whose translation loaded.

PLOADR causes $U$ bits in the translation tables to be updated as if a read acc occurred. PLOADW causes U and M bits in the translation tables to be update write access had occurred.

PMMU Status Register: Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | MODE |  | REGI |
| 0 | 0 | 1 | 0 | 0 | 0 | R/ W | 0 | 0 | 0 | 0 | FC |  |  |

into the aaaress transiation cacne. Unly control atteradie aaaressing m allowed as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

## NOTE

The effective address field must provide the MC68851 with the effective address of the entry to be loaded into the address translation cache, not the effective address describing where the PLOAD operand is located. For example, to load an address translation cache entry to map a logical address that is temporarily stored on the system stack, the instruction PLOAD [(SP)] must be used since PLOAD (SP) would load an address translation cache entry mapping the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

R/W field—Specifies whether the tables should be updated for a read or a w 1—Read
0—Write

00000 - Function code is contained in CPU SFC register. 00001 - Function code is contained in CPU DFC register.

FC field (MC68030)—Function code of address corresponding to entry to be 10XXX - Function code is specified as bits XXX.
01DDD - Function code is specified as bits $2-0$ of data register DDD. 00000 - Function code is specified as SFC register. 00001 - Function code is specified as DFC register.

## Assembler <br> Syntax:

PMOVE MRn, < ea >
PMOVE < ea > ,MRn
PMOVEFD < ea > ,MRn

Attributes: $\quad$ Size $=($ Word, Long, Quad $)$
Description: Moves the contents of the source effective address to the specifiec management unit register or moves the contents of the memory manage register to the destination effective address.

The instruction is a quad-word (8 byte) operation for the CPU root pointe supervisor root pointer. It is a long-word operation for the translation contro and the transparent translation registers (TT0 and TT1). It is a word operati MMU status register.

The PMOVEFD form of this instruction sets the FD-bit to disable flushing the translation cache when a new value loads into the supervisor root pointer, pointer, TT0, TT1 or translation control register (but not the MMU status regi

Writing to the following registers has the indicated side effects:
CPU Root Pointer-When the FD-bit is zero, it flushes the address translatic If the operand value is invalid for a root pointer descriptor, the instruction memory management unit configuration error exception after moving the oi the CPU root pointer.

Supervisor Root Pointer-When the FD-bit is zero, it flushes the address ti cache. If the operand value is invalid as a root pointer descriptor, the instruc an memory management unit configuration error exception after moving the to the supervisor root pointer.

Translation Control Register-When the FD-bit is zero, it flushes the addres tion cache. If the E-bit = 1, consistency checks are performed on the PS and If the checks fail, the instruction takes an memory management unit con exception after moving the operand to the translation control register. If th pass, the translation control register is loaded with the operand and the E-bit is

TT0, TT1-When the FD-bit is zero, it flushes the address translation cache. or disables the transparent translation register according to the E-bit written bit $=1$, the transparent translation register is enabled. If the $E-$ bit $=0$, the disabled.

## MMU Status Register:

Not affected (unless the MMU status register is specified as the destination or

## Instruction Format:

SRP, CRP, and TC Registers

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | 1 | 0 | P-REGISTER |  |  | R/ W | FD | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## Instruction Fields:

Effective Address field—Specifies the memory location for the transfer. Only alterable addressing modes can be used as in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn ,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

## 011-CPU Root Pointer

R/W field—Specifies the direction of transfer.
0 -Memory to memeory management unit register.
1-Memeory management unit register to memory.
FD field-Disables flushing of the address translation cache on writes to management unit registers.
0 -Address translation cache is flushed.
1-Address translation cache is not flushed.

## Instruction Format:

MMU Status Register

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRES |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  |  | REG |
| 0 | 1 | 1 | 0 | 0 | 0 | R/ W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Effective Address field-Specifies the memory location for the transfer alterable addressing modes shown for supervisor root pointer register apr

R/W field—Specifies the direction of transfer.
0-Memory to MMU status register.
1 -MMU status register to memory.
NOTE
The syntax of assemblers for the MC68851 use the symbol PMMU status register for the MMU status register.


## Instruction Fields:

Effective Address field—Specifies the memory location for the transfer. alterable addressing modes shown for supervisor root pointer register appl

P-Register field—Specifies the transparent translation register. 010-Transparent Translation Register 0 011-Transparent Translation Register 1

R/W field—Specifies the direction of transfer. 0 -Memory to MMU status register.
1 -MMU status register to memory.
FD field—Disables flushing of the address translation cache.
0 —Address translation cache is flushed.
1-Address translation cache does not flush.

Assembler
Syntax:
Attributes:
Size $=($ Word, Long, Quad $)$

Description: Moves the contents of the source effective address to an acces register or moves the contents of an access control register to the destinatior address.

The instruction is a long-word operation for the access control registers $A C 1$ ). It is a word operation for the access control unit status register (ACUS

Writing to the ACx registers enables or disables the access control register to the E -bit written. If the E -bit $=1$, the access control register is enabled. If t 0 , the register is disabled

## Condition Codes:

Not affected.

## ACUSR:

Not affected unless the ACUSR is specified as the destination operand.

## Instruction Format:

> ACUSR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  |  | REG |
| 0 | 1 | 1 | 0 | 0 | 0 | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Effective Address field—Specifies the memory location for the transfer.
R/W field—Specifies the direction of transfer.
0-Memory to ACUSR
1-ACUSR to memory
status register tor tne Alusk; and tor tne ivicoousu, tne symbols TT0 and TT1 for AC0 and AC1.

## Instruction Format:

> ACx Registers


## Instruction Fields:

Effective Address field-Specifies the memory location for the transfer.
P-Register field-Specifies the ACx register.
001-Access Control Register 0
011—Access Control Register 1
R/W field-Specifies the direction of transfer.
0-Memory to ACUSR
1-ACUSR to memory

## Else TRAP

Assembler
Syntax:
Attributes:

PMOVE < PMMU Register > , < ea >
PMOVE < ea > , < PMMU Register >
Size $=($ Byte, Word, Long, Double Long $)$

Description: The contents of the MC68851 register copies to the address specifie > , or the data at < ea > copies into the MC68851 register.

The instruction is a quad-word operation for CPU root pointer, supervisor roc and DMA root pointer registers. It is a long-word operation for the translatic register and a word operation for the breakpoint acknowledge control, b acknowledge data, access control, PMMU status, and PMMU cache status PMOVE is a byte operation for the current access level, valid access level, change control registers.

The following side effects occur when data is read into certain registers:
CPU Root Pointer-Causes the internal root pointer table to be search new value. If there is no matching value, an entry in the root pointer table is for replacement, and all address translation cache entries associated replaced entry are invalidated.

Supervisor Root Pointer-Causes all entries in the address translation c were formed with the supervisor root pointer (even globally shared entr invalidated.

DMA Root Pointer-Causes all entries in the address translation cache formed with the DMA root pointer (even globally shared entries) to be inv

Translation Control Register-If data written to the translation contro attempts to set the E-bit and the E-bit is currently clear, a consistency che formed on the IS, TIA, TIB, TIC, TID, and PS fields.

## Instruction Format 1:

PMOVE to/from TC, CRP, DRP, SRP, CAL, VAL, SCC, AC

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | 1 | 0 | P-REGISTER |  |  | R/ W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## Instruction Fields:

Effective Address field-for memory-to-register transfers, any addressing allowed as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([b d, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | 111 |
|  |  |
|  |  |
| $\left(\mathrm{~d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| (bd,PC,Xn) | 111 |
| ([bd,PC,Xn] ,od) | 111 |
| ([bd,PC],Xn ,od) | 111 |

*PMOVE to CRP, SRP, and DMA root pointer not allowed with these modes

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| $\mathrm{Dn}^{*}$ | 000 | reg. number:Dn |
| $\mathrm{An}^{*}$ | 001 | reg. number:An |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

*PMOVE to CRP, SRP, and DMA root pointer not allowed with these modes
Register field—Specifies the MC68851 register.
000-Translation Control Register
001-DMA Root Pointer
010-Supervisor Root Pointer
011-CPU Root Pointer
100-Current Access Level
101—Valid Access Level
110-Stack Change Control Register
111-Access Control Register
R/W field—Specifies the direction of transfer.
0—Transfer < ea > to MC68851 register.
1-Transfer MC68851 register to < ea > .

## Instruction Format 2:

PMOVE to/from BADx, BACx

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESs |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | OD |  | REG |
| 0 | 1 | 1 | P-REGISTER |  |  | R/ W | 0 | 0 | 0 | 0 | NUM |  |  |

P-Register field—Specifies the type of MC68851 register. 100-Breakpoint Acknowledge Data
101-Breakpoint Acknowledge Control
R/W field—Specifies the direction of transfer.
0—Transfer < ea > to MC68851 register
1-Transfer MC68851 register to < ea >
Num field—Specifies the number of the BACx or BADx register to be used.

## Instruction Format 3:

> PMOVE to/from PSR, from PCSR


## Instruction Fields:

Effective Address field—Same as format 1.
P Register field—Specifies the MC68851 register. 000 - PMMU Status Register 001 - PMMU Cache Status Register

R/W field—Specifies direction of transfer.
0—Transfer < ea > to MC68851 register.
1-Transfer MC68851 register to < ea > (must be one to access PMMU ca status register using this format).

## Else TRAP

Assembler
Syntax: PRESTORE < ea >
Attributes: Unsized, Privileged
Description: The MC68851 aborts execution of any operation in progre programmer registers and internal states are loaded from the state frame loca effective address. The first word at the specified address is the format word ot frame, specifying the size of the frame and the revision number of the MC6 created it. The MC68020 writes the first word to the MC68851 restore cor interface register, initiating the restore operation. Then it reads the coprocessor interface register to verify that the MC68851 recognizes the valid. The format is invalid if the MC68851 does not recognize the frame s revision number does not match. If the format is invalid, the MC68020 takes exception, and the MC68851 returns to the idle state with its user visible unchanged. However, if the format is valid, then the appropriate state frar starting at the specified location and proceeding up through the higher addre

The PRESTORE instruction restores the nonuser visible state of the MC688! as the PMMU status register, CPU root pointer, supervisor root pointer, curre level, valid access level, and stack change control registers of the user prod model. In addition, if any breakpoints are enabled, all breakpoint acknowled, and breakpoint acknowledge data registers are restored. This instruction is th of the PSAVE instruction.

The current implementation of the MC68851 supports four state frame sizes
NULL: This state frame is 4 bytes long, with a format word of $\$ 0$. A PREST this size state frame places the MC68851 in the idle state with no sor or module operations in progress.

IDLE: This state frame is 36 (\$24) bytes long. A PRESTORE with this frame causes the MC68851 to place itself in an idle state with no sor operations in progress and no breakpoints enabled. A module may or may not be in progress. This state frame restores the minit MC68851 registers.

BREAKPOINTS ENABLED: This state frame is 76 (\$4C) bytes long. A PRE with this size state frame restores all breakpoint registers, along w states. A coprocessor operation may or may not be in progress.

PMMU Status Register: Set according to restored data.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Instruction Fields:

Effective Address field-Specifies the source location. Only control or post-in addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |
| ([bd,PC,Xn] ,od) | 111 |
| ([bd,PC],Xn ,od) | 111 |

## Else TRAP

Assembler
Syntax: PSAVE < ea >
Attributes: Unsized, Privileged
Description: The MC68851 suspends execution of any operation that it is perfor saves its internal state and some programmer registers in a state frame loca effective address. The following registers are copied: PMMU status, co pointer, supervisor root pointer, current access level, valid access level, a change control. If any breakpoint is enabled, all breakpoint acknowledge cc breakpoint acknowledge data registers are copied. After the save oper MC68851 is in an idle state waiting for another operation to be requested. Pro registers are not changed.

The state frame format saved by the MC68851 depends on its state at the ti PSAVE operation. In the current implementation, three state frames are pos:

IDLE: This state frame is 36 (\$24) bytes long. A PSAVE of this size state ft cates that the MC68851 was in an idle state with no coprocessor o in progress and no breakpoints enabled. A module call operation $m$ not have been in progress when this state frame was saved.

MID-COPROCESSOR:This state frame is 44 (\$2C) bytes long. A PSAVE o frame indicates that the MC68851 was in a state with a coprocessc ule call operation in progress and no breakpoints enabled.

BREAKPOINTS ENABLED:This state frame is 76 (\$4C) bytes long. A PSA size state frame indicates that one or more breakpoints were el coprocessor or module call operation may or may not have been in I

PMMU Status Register: Not affected

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | EFFECTIVE ADDRESS |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |

## Instruction Fields:

Effective Address field-Specifies the destination location. Only coi predecrement addressing modes can be used as listed in the following tab

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn ,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |

## Assembler

Syntax:
PScc < ea >
Attributes: $\quad$ Size $=($ Byte $)$
Description: The specified MC68851 condition code is tested. If the condition is byte specified by the effective address is set to TRUE (all ones); otherwise, th set to FALSE (all zeros).

The condition code specifier cc may specify the following conditions:

| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BS | B set | 000000 |
| LS | L set | 000010 |
| SS | S set | 000100 |
| AS | A set | 000110 |
| WS | W set | 001000 |
| IS | I set | 001010 |
| GS | G set | 001100 |
| CS | C set | 001110 |


| Specifier | Description | Con |
| :---: | :---: | :---: |
| BC | B clear |  |
| LC | L clear |  |
| SC | S clear |  |
| AC | A clear |  |
| WC | W clear |  |
| IC | I clear |  |
| GC | G clear |  |
| CC | C clear |  |

PMMU Status Register: Not affected

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | EFFECTIVE ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MODE | MC68851 CONDITION |

## Instruction Fields:

Effective Address field—Specifies the destination location. Only data addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | 000 | reg. number:Dn |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | 011 | reg. number:An |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

MC68851 Condition field-Specifies the coprocessor condition to be tested. is passed to the MC68851, which provides directives to the main proce processing this instruction.

PTESTR FC, < ea > ,\# < level >
Syntax:

PTESTR FC, < ea > ,\# < level > ,An
PTESTW FC, < ea > , \# < level >
PTESTW FC, < ea > ,\# < level > ,An

## Attributes: Unsized

Description: This instruction searches the address translation cache or the tr tables to a specified level. Searching for the translation descriptor correspono < ea > field, it sets the bits of the MMU status register according to the sta descriptor. Optionally, PTEST stores the physical address of the last ta accessed during the search in the specified address register. The PTEST it searches the address translation cache or the translation tables to obta information, but alters neither the used or modified bits of the translation table address translation cache. When the level operand is zero, only the tra translation of either read or write accesses causes the operations of the PTE PTESTW to return different results.

The < function code > operand is specified as one of the following:

1. Immediate-Three bits in the command word.
2. Data Register-The three least significant bits of the data register sp the instruction.
3. Source Function Code (SFC) Register
4. Destination Function Code (DFC) Register

The effective address is the address to test. The < level > operand specifies of the search. Level 0 specifies searching the addrass translation cache on $1-7$ specify searching the translation tables only. The search ends at the level. A level 0 test does not return the same MMU status register values as nonzero level number.

Execution of the instruction continues to the requested level or until detecti the following conditions:

- Invalid Descriptor
- Limit Violation
- Bus Error Assertion (Physical Bus Error)

If there is a parameter specification for a translation table search, the physical of the last descriptor successfully fetched loads into the address register. A fully fetched descriptor occurs only if all portions of the descriptor can be rea MC68030 without abnormal termination of the bus cycle. If the root pointer's indicates page descriptor, the returned address is \$0. For a long descrip address of the first long word is returned. The size of the descriptor (short or not returned and must be determined from a knowledge of the translation tabl

## Condition Codes:

Not affected.

## MMUSR:



| MMUSR Bit | PTEST, Level 0 | PTEST, Levels 1-7 |
| :---: | :---: | :---: |
| Bus Error (B) | This bit is set if the bus error bit is set in the ATC entry for the specified logical address. | This bit is set if a bus error is encounte during the table search for the PTEST struction. |
| Limit (L) | This bit is cleared. | This bit is set if an index exceeds a lim during the table search. |
| Supervis or Violatio $n(S)$ | This bit is cleared. | This bit is set if the S-bit of a long (S) for table descriptor or long format page d scriptor encountered during the search set and if the FC2-bit of the function cc specified by the PTEST instruction is equal to one. The $S$-bit is undefined if $t$ bit is set. |
| Write <br> Protecte d (W) | The bit is set if the WP-bit of the ATC entry is set. It is undefined if the I-bit is set. | This bit is set if a descriptor or page de scriptor is encountered with the WP-bit during the table search. The W-bit is $u$ fined if the l-bit is set. |
| Invalid (I) | This bit indicates an invalid translation. The I - bit is set if the translation for the specified logical address is not resident in the ATC or if the B-bit of the corresponding ATC entry is set. | This bit indicates an invalid translation. l-bit is set if the DT field of a table or a p descriptor encountered during the sea is set to invalid or if either the B or L bit the MMUSR are set during the table search. |
| Modified (M) | This bit is set if the ATC entry corresponding to the specified address has the modified bit set. It is undefined if the I -bit is set. | This bit is set if the page descriptor for specified address has the modified bit It is undefined if $I$-bit is set. |
| Transparent (T) | This bit is set if a match occurred in either (or both) of the transparent translation registers (TT0 or TT1). | This bit is set to zero. |
| Number of Levels (N) | This 3-bit field is set to zero. | This 3-bit field contains the actual num of tables accessed during the search. |


| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | MODE | REGI |
| 1 | 0 | 0 |  | LEVEL |  | R/ W | A |  | REGISTER |  | FC |

## Instruction Fields:

Effective Address field—Specifies the logical address to be tested. Only alterable addressing modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([\mathrm{bd}, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

Level field-Specifies the highest numbered level to be searched in the tabl this field contains 0 , the A field and the register field must also be instruction takes an F-line exception when the level field is 0 and the A fie 0.

R/W field—Specifies simulating a read or write bus cycle (no difference for N MMU).
0-Write
1—Read
A field-Specifies the address register option.
0-No address register.
1-Return the address of the last descriptor searched in the address regist ified in the register field.

FC field-Function code of address to be tested.
10XXX - Function code is specified as bits XXX.
01DDD - Function code is specified as bits $2-0$ of data register DDD 00000 - Function code is specified as source function code register. 00001 - Function code is specified as destination function code regi

Assembler
Syntax:
PTESTR FC, < ea >
PTESTW FC, < ea >

## Attributes: Unsized

Description: This instruction searches the access control registers for the descriptor corresponding to the < ea > field and sets the bit of the access cor status register (ACUSR) according to the status of the descriptor.

The < function code > operand is specified in one of the following ways:

1. Immediate-Three bits in the command word.
2. Data Register-The three least significant bits of the data register spec the instruction.
3. Source Function Code (SFC) Register
4. Destination Function Code (DFC) Register

The effective address is the address to test.

## Condition Codes:

Not affected.

## ACUSR:

| x | x | x | 0 | x | x | x | 0 | 0 | AC | 0 | 0 | 0 | x | x |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

$x=$ May be 0 or 1 .
The AC-bit is set if a match occurs in either (or both) of the access control reg

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  |  |  | EFFECTIVE ADDRESS |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | MODE |  | REGI |
| 1 | 0 | 0 | 0 | 0 | 0 | R/ W | 0 |  | GIS |  |  |  | FC |

alterabie adaressing modes can oe used as issted in tne tollowing tavie.

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| ([bd,PC],Xn ,od) | - |

R/W field-Specifies simulating a read or write bus cycle.
0-Write
1-Read
Register field-Specifies an address register for the instruction. When th contains 0 , this field must contain 0 .

FC field-Function code of address to be tested.
10XXX - Function code is specified as bits XXX.
01DDD - Function code is specified as bits 2-0 of data register DDD 00000 - Function code is specified as source function code register. 00001 - Function code is specified as destination function code regi

## NOTE

Assembler syntax for the MC68030 is PTESTR FC, < ea > ,\#0 and PTESTW FC, < ea > ,\#0.

## Attributes: Unsized

Description: This instruction searches the translation tables for the page d corresponding to the test address in An and sets the bits of the MMU status according to the status of the descriptors. The upper address bits of the tri physical address are also stored in the MMU status register. The PTESTR in: simulates a read access and sets the U-bit in each descriptor during table st PTESTW simulates a write access and also sets the M-bit in the descrip address translation cache entry, and the MMU status register.

A matching entry in the address translation cache (data or instruction) specifie function code will be flushed by PTEST. Completion of PTEST results in the of a new address translation cache entry. The specification of the function cod test address is in the destination function code (DFC) register. A PTEST in: with a DFC value of $0,3,4$, or 7 is undefined and will return an unknown valt MMUSR.

Execution of the instruction continues until one of the following conditions occ

- Match with one of the two transparent translation registers.
- Transfer Error Assertion (physical transfer error)
- Invalid Descriptor
- Valid Page Descriptor


## Condition Codes:

Not affected.

## MMU Status Register:

| PHYSICALADDRESS | B | G | U1 | U0 | S | M |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | $*$ | 0 | $*$ | $*$ |  |  |  |

Physical Address-This 20-bit field contains the upper bits of the translatec address. Merging these bits with the lower bits of the logical address actual physical address.

Bus Error (B)—Set if a transfer error is encountered during the table seare PTEST instruction. If this bit is set, all other bits are zero.

Globally Shared (G)—Set if the G-bit is set in the page descriptor.
User Page Attributes (U1, U0)—Set if corresponding bits in the page descriptc
Supervisor Protection (S)—Set if the S-bit in the page descriptor is set. This not indicate that a violation has occurred.

Cache Mode (CM)—This 2-bit field is copied from the CM-bit in the page des
Modified (M)—Set if the M-bit is set in the page descriptor associated with the
Write Protect (W)—Set if the W-bit is set in any of the descriptors encounter the table search. Setting of this bit does not indicate that a violation oco

Transparent Translation Register Hit (T)—Set if the PTEST address ma instruction or data transparent translation register and the R-bit is set; all are zero.

Resident (R)—Set if the PTEST address matches a transparent translation r if the table search completes by obtaining a valid page descriptor.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\mathrm{R} / \mathrm{W}$ | 0 | 1 | REG |

## Instruction Fields:

R/W field—Specifies simulating a read or write bus transfer.
0-Write
1—Read
Register field-Specifies the address register containing the effective addre instruction.

Assembler
Syntax:
PTESTR (An)
PTESTW (An)

Attributes: Unsized
Description: This instruction must not be executed on an MC68EC040. This in: may cause extraneous bus cycles to occur and may result in unexpected e types.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | R/ W | 0 | 1 | REGIS |

## Instruction Fields:

R/W field—Specifies simulating a read or write bus transfer. 0-Write
1—Read
Register field—Specifies the address register containing the effective addres instruction.

## Attributes: Unsized

Description: If the E-bit of the translation control register is set, information about $t$ address specified by FC and < ea > is placed in the PMMU status register. It of the translation control register is clear, this instruction will cause a pagec management unit illegal operation exception (vector \$39).

The function code for this operation may be specified as follows:

1. Immediate-The function code is four bits in the command word.
2. Data Register-The function code is in the lower four bits in the MC68 register specified in the instruction.
3. Source Function Code (SFC) Register-The function code is in the SF in the CPU. Since the SFC of the MC68020 has only three implement only function codes \$0D\$7 can be specified in this manner.
4. Destination Function Code (DFC) Register-The function code is in th register in the CPU. Since the DFC of the MC68020 has only three impl bits, only function codes $\$ 0 \mathrm{D} \$ 7$ can be specified in this manner.

The effective address field specifies the logical address to be tested.
The \# < level > parameter specifies the depth to which the translation tabl searched. A value of zero specifies a search of the address translation cache ues $1-7$ cause the address translation cache to be ignored and specify the number of descriptors to fetch.

## NOTE

Finding an address translation cache entry with < level > set to zero may result in a different value in the PMMU status register than forcing a table search. Only the $\mathrm{I}, \mathrm{W}, \mathrm{G}, \mathrm{M}$, and C bits of the PMMU status register are always the same in both cases.
are not modified by this instruction.
If there is a specified address register parameter, the physical address of the cessfully fetched descriptor is loaded into the address register. A descriptor is fully fetched if all portions of the descriptor can be read by the MC68851 abnormal termination of the bus cycle. If the DT field of the root pointer used page descriptor, the returned address is $\$ 0$.

The PTEST instruction continues searching the translation tables until reac requested level or until a condition occurs that makes further searching imposs a DT field set to invalid, a limit violation, or a bus error from memory). The inf in the PMMU status register reflects the accumulated values.

## PMMU Status Register:

Bus Error (B)—Set if a bus error was received during a descriptor fetch, or if $=0$ and an entry was found in the address translation cache with its BERF cleared otherwise.

Limit (L)—Set if the limit field of a long descriptor was exceeded; cleared othe Supervisor Violation (S)—Set if a long descriptor indicated supervisor-only acc the $<\mathrm{fc}>$ parameter did not have bit 2 set; cleared otherwise.

Access Level Violation (A)—If PTESTR was specified, set if the RAL field $c$ descriptor would deny access. If PTESTW was specified, set if a WAL or F of a long descriptor would deny access; cleared otherwise.

Write Protection (W)—Set if the WP-bit of a descriptor was set or if a WAL long descriptor would deny access; cleared otherwise.

Invalid (I)—Set if a valid translation was not available; cleared otherwise.
Modified (M)—If the tested address is found in the address translation cache, value of the M -bit in the address translation cache. If the tested address in the translation table, set if the M-bit of the page descriptor is set; otherwise.

Globally Shared (C)—Set if the address is globally shared; cleared otherwis
Level Number ( N )—Set to the number of levels searched. A value of zero inc early termination of the table search in the root pointer (DT = page des the level specification was not zero. If the level specification was zero, N set to zero.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  | T | DDRES |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | MODE |  | REG |
| 1 | 0 | 0 | LEVEL |  |  | R/ W | A-REGISTER |  |  | FC |  |  |  |

requestea. Uniy control atteradie adaressing modes can de used as iste following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| ([bd,PC],Xn ,od) | - |

## NOTE

The effective address field must provide the MC68851 with the effective address of the logical address to be tested, not the effective address describing where the PTEST operand is located. For example, to test a logical address that is temporarily stored on the system stack, the instruction PTEST [(SP)] must be used since PTEST (SP) would test the mapping of the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

A-Register field—Specifies the address register in which to load the last address.

Oxxx - Do not return the last descriptor address to an address regi 1 RRR - Return the last descriptor address to address register RRR.

NOTE
When the PTEST instruction specifies a level of zero, the Aregister field must be 0000. Otherwise, an F-line exception is generated.

FC field—Function code of address to test.
1DDDD - Function code is specified as four bits DDDD.
01 RRR - Function code is contained in CPU data register RRR.
00000 - Function code is contained in CPU source function code re
00001 - Function code is contained in CPU destination function cod register.

## Else TRAP

Assembler
PTRAPcc
Syntax:
PTRAPcc.W \# < data > PTRAPcc.L \# < data >
Attributes: $\quad$ Unsized or Size $=($ Word, Long $)$
Description: If the selected MC68851 condition is true, the processor initiates e processing. The vector number is generated referencing the cpTRAPcc e vector; the stacked program counter is the address of the next instructio selected condition is not true, no operation is performed, and execution contin the next instruction. The immediate data operand is placed in the next word(s) f the MC68851 condition and is available for user definition to be used within handler. Following the condition word, there may be a user-defined data specified as immediate data, to be used by the trap handler.

The condition specifier cc may specify the following conditions:

| Specifier | Description | Condition Field |
| :---: | :---: | :---: |
| BS | B set | 000000 |
| LS | L set | 000010 |
| SS | S set | 000100 |
| AS | A set | 000110 |
| WS | W set | 001000 |
| IS | I set | 001010 |
| GS | G set | 001100 |
| CS | C set | 001110 |


| Specifier | Description | Cond |
| :---: | :---: | ---: |
| BC | B clear | 00 |
| LC | L clear | 00 |
| SC | S clear | 00 |
| AC | A clear | 00 |
| WC | W clear | 00 |
| IC | I clear | 00 |
| GC | G clear | 00 |
| CC | C clear | 00 |

PMMU Status Register: Not affected

| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | OP |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | MC68851 CONDITION |  |  |

## Instruction Fields:

Opmode field-Selects the instruction form.
010 - Instruction is followed by one operand word.
011 - Instruction is followed by two operand words.
100 - Instruction has no following operand words.
MC68851 Condition field-Specifies the coprocessor condition to be tested. is passed to the MC68851, which provides directives to the main proc processing this instruction.

Assembler
Syntax:

## Attributes: $\quad$ Size $=($ Long $)$

Description: The upper bits of the source, VAL or An, compare with the upper bi destination, < ea > . The ALC field of the access control register defines the nt bits compared. If the upper bits of the source are numerically greater th privileged than) the destination, they cause a memory management acce exception. Otherwise, execution continues with the next instruction. If the MC the access control register $=0$, then this instruction always causes a paged management unit access level exception.

## PMMU Status Register: Not affected.

## Instruction Format 1:

VAL Contains Access Level to Test Against

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  | MODE |  |  | REGI |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

against tne vaila access ievel register. Uniy control aiterabie aadressing m be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| ([bd,An],Xn ,od) | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . W$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| $\#$ < data $>$ | - |
|  |  |
|  |  |
| $\left(d_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| ([bd,PC,Xn] ,od) | - |
| ([bd,PC],Xn ,od) | - |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  | 0 | 0 | 0 |  |  | EFFECTIVE ADDRESS |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGI |

## Instruction Fields:

Effective Address field-Specifies the logical address to be evaluated and co against specified main processor address register. Only control alterable ad modes can be used as listed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | - | - |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}, \mathrm{Xn}], \mathrm{od})$ | 110 | reg. number:An |
| $([\mathrm{bd}, \mathrm{An}], \mathrm{Xn}, \mathrm{od})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | - |
| $\left(\mathrm{d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | - |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | - |
| $([\mathrm{bd}, \mathrm{PC}, \mathrm{Xn}], \mathrm{od})$ | - |
| $([b d, \mathrm{PC}], \mathrm{Xn}, \mathrm{od})$ | - |

## NOTE

The effective address field must provide the MC68851 with the effective address of the logical address to be validated, not the effective address describing where the PVALID operand is located. For example, to validate a logical address that is temporarily stored on the system stack, the instruction PVALID VAL,[(SP)] must be used since PVALID VAL,(SP) would validate the mapping on the system stack (i.e., the effective address passed to the MC68851 is the effective address of the system stack, not the effective address formed by the operand located on the top of the stack).

Register field-Specifies the main processor address register to be user compare.

Assembler

## Syntax:

## RESET

## Attributes: Unsized

Description: Asserts the $\overline{\mathrm{RSTO}}$ signal for 512 (124 for MC68000, MC6 MC68HC000, MC68HC001, MC68008, MC68010, and MC68302) clock resetting all external devices. The processor state, other than the program 0 unaffected, and execution continues with the next instruction.

## Condition Codes:

Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |

## Else TRAP

Assembler
Syntax: RTE
Attributes: Unsized
Description: Loads the processor state information stored in the exception stac located at the top of the stack into the processor. The instruction examines $t$ format field in the format/offset word to determine how much information restored.

## Condition Codes:

Set according to the condition code bits in the status register value restored stack.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |

Format/Offset Word (in Stack Frame):
MC68010, MC68020, MC68030, MC68040, CPU32


## Format Field of Format/Offset Word:

Contains the format code, which implies the stack frame size (including the offset word). For further information, refer to Appendix B Exception Pro Reference.

## Assembler

Syntax: $\quad$ STOP \# < data >

## Attributes: Unsized

Description: Moves the immediate operand into the status register (both supervisor portions), advances the program counter to point to the next instru stops the fetching and executing of instructions. A trace, interrupt, or reset causes the processor to resume instruction execution. A trace exception instruction tracing is enabled ( $\mathrm{T} 0=1, \mathrm{~T} 1=0$ ) when the STOP instructic execution. If an interrupt request is asserted with a priority higher than the pri set by the new status register value, an interrupt exception occurs; other interrupt request is ignored. External reset always initiates reset exception pro

## Condition Codes:

Set according to the immediate operand.

## Instruction Format:



## Instruction Fields:

Immediate field-Specifies the data to be loaded into the status register.

## CPU32 INSTRUCTIONS

This section describes the instructions provided for the CPU32. The CPU32 car object code from an MC68000 and MC68010 and many of the instructions of the \}

There are three new instructions provided for the CPU32: enter background mode low-power stop (LPSTOP), and table lookup and interpolate (TBLS, TBLSN, TI TBLUN). Table 7-1 lists the MC68020 instructions not supported by the CPU32.

Table 7-1. MC68020 Instructions Not Supported

| Mnemonic | Description |
| :--- | :--- |
| BFCHG | Test Bit Field and Change |
| BFCLR | Test Bit Field and Clear |
| BFEXTS | Signed Bit Field Extract |
| BFEXTU | Unsigned Bit Field Extract |
| BFFFO | Bit Field Find First One |
| BFINS | Bit Field Insert |
| BFSET | Test Bit Field and Set |
| BFTST | Test Bit Field |
| CALLM | CALL Module |
| CAS | Compare and Swap Operands |
| CAS2 | Compare and Swap Dual Operands |
| cpBcc | Branch on Coprocessor Condition |
| cpDBcc | Test Coprocessor Condition Decrement and Branch |
| cpGEN | Coprocessor General Function |
| cpRESTORE | Coprocessor Restore Function |
| cpSAVE | Coprocessor Save Function |
| cpScc | Set on Coprocessor Condition |
| cpTRAPcc | Trap on Coprocessor Condition |
| RTM | Return from Module |
| PACK | Pack BCD |
| UNPK | Unpack BCD |

for the CPU32.

Table 7-2. M68000 Family Addressing Modes

| Addressing Mode | Syntax | $\begin{aligned} & \hline \text { MC68000 } \\ & \text { MC68010 } \end{aligned}$ | CPU32 | M |
| :---: | :---: | :---: | :---: | :---: |
| Register Indirect | Rn | X | X |  |
| Address Register Indirect | (An) | X | X |  |
| Address Register Indirect with Postincrement | (An) + | X | X |  |
| Address Register Indirect with Postdecrement | - (An) | $X$ | X |  |
| Address Register Indirect with Displacement | $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | X | X |  |
| Address Register Indirect with Index (8-Bit Displacement) | $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | X | X |  |
| Address Register Indirect with Index (Base Displacement) | $\left(d_{8}, A n, X n * S C A L E\right)$ |  | X |  |
| Memory Indirect with Postincrement | ([bd,An],Xn, od) |  |  |  |
| Memory Indirect with Preincrement | ([bd,An],Xn, od) |  |  |  |
| Absolute Short | ( $x x x$ ).W | X | X |  |
| Absolute Long | ( XXx ).L | X | X |  |
| Program Counter Indirect with Displacement | $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | X | X |  |
| Program Counter Indirect with Index (8-Bit Displacement) | $\left(d_{8}, P C, X n\right)$ | X | X |  |
| Program Counter Indirect with Index (Base Displacement) | $\left(d_{8}, P C, X n * S C ~ A L E\right) ~$ |  | X |  |
| Immediate | \# < data > | X | X |  |
| PC Memory Indirect with Postincrement | ([bd,PC],Xn, od) |  |  |  |
| PC Memory Indirect with Predecrement | ([bd,PC],Xn, od) |  |  |  |

NOTE: Xn,SIZE*SCALE—Denotes index register $n$ (data or address), the index size (W for word, $L$ for long word and scale factor (1, 2, 4, or 8 for no-word, long-word, or 8 for quad- word scaling, respectively). X—Supported

| ADDQ | Add Quick |
| :---: | :---: |
| ADDX | Add with Extend |
| AND | Logical AND |
| ANDI | Logical AND Immediate |
| ANDI to CCR | AND Immediate to Condition Code Register |
| ANDI to SR ASL, ASR | AND Immediate to Status Register Arithmetic Shift Left and Right |
| Bcc | Branch Conditionally |
| BCHG | Test Bit and Change |
| BCLR | Test Bit and Clear |
| BGND | Enter Background Mode |
| BKPT | Breakpoint |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
|  | Check Register Against Bound |
| CHK2 | Check Register Against Upper and Lower Bound |
| CLR | Clear |
| $\begin{aligned} & \text { CLR } \\ & \text { CMP } \end{aligned}$ | Compare |
| CMPA | Compare Address |
| CMPI | Compare Immediate |
| CMPM | Compare Memory to Memory |
| CMP2 | Compare Register Against Upper and Lower Bounds |
| DBcc | Test Condition, Decrement, and Branch |
| DIVS, DIVSL | Signed Divide |
| DIVU, DIVUL | Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to |
|  | Status Register |
| EXG | Exchange Registers |
| EXT, LSR | Sign-Extend |
| ILLEGAL | Take Illegal Instruction Trap |
| JMP | Jump |
| JSR | Jump to Subroutine |
| LEA | Load Effective Address |
| LINK | Link and Allocate |
| LPSTOP | Low Power Stop |
| LSL, LSR | Logical Shift Left and Right |


| Move from SR | Move from Status Register |
| :--- | :--- |
| MOVE to SR | Move to Status Register |
| MOVE USP | Move User Stack Pointer |
| MOVEC | Move Control Register |
| MOVEM | Move Multiple Registers |
| MOVEP | Move Peripheral |
| MOVEQ | Move Quick |
| MOVES | Move Alternate Address Sr |
| MULS | Signed Multiply |
| MULU | Unsigned Multiply |
| NBCD | Negate Decimal with Exten |
| NEG | Negate |
| NEGX | Negate with Extend |
| NOP | No Operation |
| NOT | Logical Complement |
| PEA | Push Effective Address |
|  |  |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTR | Return and Restore Codes |
| RTS | Return from Subroutine |
|  |  |
| SBCD | Subtract Decimal with Exte |
| Scc | Set Conditionally |
| STOP | Stop |
| SUB | Subtract |
| SUBA | Subtract Address |
| SUBI | Subtract Immediate |
| SUBQ | Subtract Quick |
| SUBX | Subtract with Extend |
| SWAP | Swap Register Words |
| TAS | Test Operand and Set |
| TBLS, TBLSN | Signed/Unsigned Table Lo |
|  | Interpolate |
| TBLU, TBLUN | Signed/Unsigned Table Lo |
|  | Interpolate |
| TRAP | Trap |
| TRAPcc | Trap Conditionally |
| TRAPV | TST |

PC $\rightarrow$ - (SSP)
SR $\rightarrow$ (SSP)
(Vector) $\rightarrow$ PC
Assembler
Syntax:
BGND
Attributes: $\quad$ Size $=($ Unsized $)$
Description: The processor suspends instruction execution and enters backgrour if background mode is enabled. The freeze output is asserted to acknowledge into background mode. Upon exiting background mode, instruction e continues with the instruction pointed to by the current program counter. If bac mode is not enabled, the processor initiates illegal instruction exception pro The vector number is generated to reference the illegal instruction exception Refer to the appropriate user's manual for detailed information on backgrounc

## Condition Codes:



X — Not affected.
N — Not affected.
Z - Not affected.
V - Not affected.
C - Not affected.

## Instruction Format:

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |

## Assembler

Syntax:
LPSTOP \# < data >
Attributes: $\quad$ Size $=($ Word $)$ Privileged
Description: The immediate operand moves into the entire status register, the counter advances to point to the next instruction, and the processor stops fet executing instructions. A CPU LPSTOP broadcast cycle is executed to CPU to copy the updated interrupt mask to the external bus interface (EBI). Th clocks are stopped.

Instruction execution resumes when a trace, interrupt, or reset exception trace exception will occur if the trace state is on when the LPSTOP inst executed. If an interrupt request is asserted with a higher priority that th priority level set by the new status register value, an interrupt exceptio otherwise, the interrupt request is ignored. If the bit of the immedi corresponding to the S-bit is off, execution of the instruction will cause a violation. An external reset always initiates reset exception processing.

## Condition Codes:

Set according to the immediate operand.

## Instruction Format:



## Instruction Fields:

Immediate field—Specifies the data to be loaded into the status register.

ENIRY(n) $+\{(\operatorname{ENIRY}(\mathrm{n}+1)-\operatorname{ENIRY}(\mathrm{n})) \times$ XX $/-0\} \div 25$ Unrounded:
$\operatorname{ENTRY}(\mathrm{n}) \times 256+\{(\operatorname{ENTRY}(\mathrm{n}+1)-\operatorname{ENTRY}(\mathrm{n})) \times \operatorname{Dx} 7-$ Where $\operatorname{ENTRY}(\mathrm{n})$ and $\operatorname{ENTRY}(\mathrm{n}+1)$ are either:

1. Consecutive entries in the table pointed to by the $<$ indexed by Dx 15-8 $\pi$ SIZE or;
2. The registers Dym, Dyn respectively.

Assembler Syntax:

TBLS. < size > < ea > ,Dx
TBLSN. < size > < ea > ,Dx
TBLS. < size > Dym:Dyn, Dx
TBLSN. < size > Dym:Dyn, Dx

Result rounded
Result not rounded Result rounded Result not rounded

Size $=($ Byte, Word, Long $)$
Description: The TBLS and TBLSN instructions allow the efficient use of piecewis compressed data tables to model complex functions. The TBLS instruction modes of operation: table lookup and interpolate mode and data register int mode.

For table lookup and interpolate mode, data register Dx $15-0$ cont independent variable $X$. The effective address points to the start of a signed by or long-word table containing a linearized representation of the dependent var as a function of $X$. In general, the independent variable, located in the low-orc of Dx, consists of an 8-bit integer part and an 8-bit fractional part. An assum point is located between bits 7 and 8 . The integer part, Dx $15-8$, is scale operand size and is used as an offset into the table. The selected entry in the subtracted from the next consecutive entry. A fractional portion of this diffe taken by multiplying by the interpolation fraction, Dx $7-0$. The adjusted diffe then added to the selected table entry. The result is returned in the destinat register, Dx.
in place of the two table entries. For this mode, only the fractional portion, $D$ : used in the interpolation, and the integer portion, Dx $15-8$, is ignored. Th interpolation mode may be used with several table lookup and interpolations multidimensional functions.

Signed table entries range from $-2^{n-1}$ to $2^{n-1}-1$; whereas, unsigned tab range from 0 to $2^{n-1}$ where $n$ is 8,16 , or 32 for byte, word, and long-wo respectively.

Rounding of the result is optionally selected via the " R " instruction field. (TABLE), the fractional portion is rounded according to the round-to-nearest The following table summerizes the rounding procedure:

| Adjusted Difference <br> Fraction | Rounding <br> Adjustment |
| :---: | :---: |
| $\leq-1 / 2$ | -1 |
| $>-1 / 2$ and $<1 / 2$ | +0 |
| $\geq 1 / 2$ | +1 |

The adjusted difference is then added to the selected table entry. The rounc is returned in the destination data register, Dx. Only the portion of the corresponding to the selected size is affected.

byte, the integer portion of the result is returned in $D \times 15-8$; the integer por word result is stored in Dx $23-8$; the least significant 24 bits of a long result ar in Dx 31-8. Byte and word results are sign-extended to fill the entire 32-bit r

| 31 | 24 |  | 23 |  |
| :---: | :---: | :---: | :---: | :---: |
| 16 | 15 | 8 |  | 7 |
| BYTE | SIGN-EXTENDED | SIGN-EXTENDED | RESULT | FRACTION |
| WORD | SIGN-EXTENDED | RESULT | RESULT | FRACTION |
| LONG | RESULT | RESULT | RESULT | FRACTION |
|  |  |  |  |  |

## NOTE

The long-word result contains only the least significant 24 bits of integer precision.

For all sizes, the 8-bit fractional portion of the result is returned to the low by data register, Dx $7-0$. User software can make use of the fractional data tc cumulative errors in lengthy calculations or implement rounding algorithms from that provided by other forms of TBLS. The previously described assum point places two restrictions on the programmer:

1. Tables are limited to 257 entries in length.
2. Interpolation resolution is limited to $1 / 256$, the distance between consec ble entries. The assumed radix point should not, however, be construe programmer as a requirement that the independent variable be calcula fractional number in the range $0<\pi<255$. On the contrary, $X$ should be ered an integer in the range $0<\pi<65535$, realizing that the table is ac compressed representation of a linearized function in which only every value is actually stored in memory.

| X | N | Z | V | C |
| :---: | :---: | :---: | :---: | :---: |
| - | $*$ | $*$ | $*$ | 0 |

X — Not affected.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V - Set if the integer portion of an unrounded long result is not in the rang $\leq$ Result $\leq\left(2^{23}\right)-1$; cleared otherwise.
C - Always cleared.

## Instruction Format:

TABLE LOOKUP AND INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 |  | 0 |  |  | 0 | EFFECTIVE ADDRES |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |  | MODE |  |  |  | REG |
| 0 | REGISTER Dx |  |  | 1 | R | 0 | 1 | SIZE |  | 0 | 0 | 0 | 0 |  |

DATA REGISTER INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | REGISTER Dx |  | 1 | R | 0 | 1 | SIZE |  | 0 | 0 | 0 | REGIS |  |

Effective address field (table lookup and interpolate mode only)—Speci destination location. Only control alterable addressing modes are allowed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | - | - |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(x x x) . \mathrm{W}$ | 111 |
| $(x x x) . \mathrm{L}$ | 111 |
| \# < data $>$ | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |

Size Field-Specifies the size of operation.
00 - Byte Operation
01 - Word Operation
10 - Long Operation
Register field-Specifies the destination data register, Dx. On entry, the contains the interpolation fraction and entry number.

Dym, Dyn field—If the effective address mode field is nonzero, this operand $r e$ unused and should be zero. If the effective address mode field is zero, the interpolation variant of this instruction is implied, and Dyn specifies one o source operands.

Rounding mode field-The R-bit controls the rounding of the final result. Whe the result is rounded according to the round-to-nearest algorithm. When F result is returned unrounded. Where $\operatorname{ENTRY}(\mathrm{n})$ and $\operatorname{ENTRY}(\mathrm{n}+1)$ are either:

1. Consecutive entries in the table pointed to by the < indexed by Dx 15-8 $\pi$ SIZE or;
2. The registers Dym, Dyn respectively

## Assembler Syntax:

TBLU. $<$ size > < ea > ,Dx
TBLUN. < size > < ea > ,Dx
TBLU. < size > Dym:Dyn, Dx
TBLUN. < size > Dym:Dyn, Dx

Result rounded
Result not rounded
Result rounded
Result not rounded

## Attributes: $\quad$ Size $=($ Byte, Word, Long $)$

Description: The TBLU and TBLUN instructions allow the efficient use of piecew compressed data tables to model complex functions. The TBLU instruction modes of operation: table lookup and interpolate mode and data register ir mode.

For table lookup and interpolate mode, data register Dx $15-0$ con independent variable $X$. The effective address points to the start of a unsig word, or long-word table containing a linearized representation of the d variable, Y , as a function of X . In general, the independent variable, located i order word of Dx, consists of an 8-bit integer part and an 8-bit fractional assumed radix point is located between bits 7 and 8 . The integer part, Dx scaled by the operand size and is used as an offset into the table. The selec in the table is subtracted from the next consecutive entry. A fractional porti difference is taken by multiplying by the interpolation fraction, $D x 7-0$. The difference is then added to the selected table entry. The result is return destination data register, Dx.
in place of the two table entries. For tilis mode, only the fractional portion, Ux used in the interpolation and the integer portion, Dx $15-8$, is ignored. The interpolation mode may be used with several table lookup and interpolations multidimensional functions.

Signed table entries range from $-2^{n-1}$ to $2^{n-1}-1$; whereas, unsigned tabl range from 0 to $2^{\text {n-1 }}$ where n is 8,16 , or 32 for byte, word, and long-wor respectively. The unsigned and unrounded table results will be zero-extendec of sign-extended.

Rounding of the result is optionally selected via the "R" instruction field. (TABLE), the fractional portion is rounded according to the round-to-nearest a The rounding procedure can be summarized by the following table:

| Adjusted Difference <br> Fraction | Rounding <br> Adjustme <br> nt |
| :---: | :---: |
| $\geq 1 / 2$ | +1 |
| $<1 / 2$ | +0 |

The adjusted difference is then added to the selected table entry. The round is returned in the destination data register, Dx. Only the portion of the corresponding to the selected size is affected.

| 31 | 24 |  | 23 |  | 16 |  | 15 | 8 |  | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BYTE | UNAFFECTED | UNAFFECTED | UNAFFECTED | RESULT |  |  |  |  |  |  |
| WORD | UNAFFECTED | UNAFFECTED | RESULT | RESULT |  |  |  |  |  |  |
| LONG | RESULT | RESULT | RESULT | RESULT |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |

If $R=1$ (TBLUN), the result is returned in register $D x$ without rounding. If th byte, the integer portion of the result is returned in Dx 15-8; the integer por word result is stored in Dx $23-8$; the least significant 24 bits of a long result a in $D \times 31-8$. Byte and word results are sign-extended to fill the entire 32-bit $r$

| SIGN-EXTENDED | SIGN-EXTENDE |
| :---: | :---: |
| SIGN-EXTENDED | RESULT |
| RESULT | RESULT |
|  |  |
|  | NOTE |

The long-word result contains only the least significant 24 bits of integer precision.

For all sizes, the 8-bit fractional portion of the result is returned in the low b data register, Dx $7-0$. User software can make use of the fractional data cumulative errors in lengthy calculations or implement rounding algorithms from that provided by other forms of TBLU. The previously described assur point places two restrictions on the programmer:

1. Tables are limited to 257 entries in length.
2. Interpolation resolution is limited to $1 / 256$, the distance between conse ble entries. The assumed radix point should not, however, be construe programmer as a requirement that the independent variable be calcul fractional number in the range $0 \leq X \leq 255$. On the contrary, $X$ should $b$ ered to be an integer in the range $0 \leq X \leq 65535$, realizing that the tab ally a compressed representation of a linearized function in which onl 256th value is actually stored in memory.

## Condition Codes:

| X | N |  | Z |  |
| :---: | :---: | :---: | :---: | :---: |

X — Not affected.
N — Set if the most significant bit of the result is set; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
$V$ - Set if the integer portion of an unrounded long result is not in the rang $\leq$ Result $\leq\left(2^{23}\right)-1$; cleared otherwise.
C - Always cleared.

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | REGISTER Dx |  |  | 0 | R | 0 | 1 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 |

DATA REGISTER INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIST |
| 0 | REGISTER Dx |  | 0 | $R$ | 0 | 0 | SIZE |  | 0 | 0 | 0 | REGIST |  |

## Instruction Fields:

Effective address field (table lookup and interpolate mode only)-Speci destination location. Only control alterable addressing modes are allowed in the following table:

| Addressing Mode | Mode | Register |
| :---: | :---: | :---: |
| Dn | - | - |
| An | - | - |
| $(\mathrm{An})$ | 010 | reg. number:An |
| $(\mathrm{An})+$ | - | - |
| $-(\mathrm{An})$ | 100 | reg. number:An |
| $\left(\mathrm{d}_{16}, \mathrm{An}\right)$ | 101 | reg. number:An |
| $\left(\mathrm{d}_{8}, \mathrm{An}, \mathrm{Xn}\right)$ | 110 | reg. number:An |
| $(\mathrm{bd}, \mathrm{An}, \mathrm{Xn})$ | 110 | reg. number:An |


| Addressing Mode | Mode |
| :---: | :---: |
| $(\mathrm{xxx}) . \mathrm{W}$ | 111 |
| $(\mathrm{xxx}) . \mathrm{L}$ | 111 |
| \# < data > | - |
|  |  |
|  |  |
| $\left(\mathrm{d}_{16}, \mathrm{PC}\right)$ | 111 |
| $\left(\mathrm{~d}_{8}, \mathrm{PC}, \mathrm{Xn}\right)$ | 111 |
| $(\mathrm{bd}, \mathrm{PC}, \mathrm{Xn})$ | 111 |

Size field-Specifies the size of operation.
00 - Byte Operation
01 - Word Operation
10 - Long Operation

Dym, Dyn field—lf the effective address mode field is nonzero, this operand unused and should be zero. If the effective address mode field is zero, th interpolation variant of this instruction is implied, and Dyn specifies one source operands.

Rounding mode field-The R-bit controls the rounding of the final result. Whe the result is rounded according to the round-to-nearest algorithm. Whe the result is returned unrounded.

## INSTRUCTION FORMAT SUMMARY

This section contains a listing of the M68000 family instructions in binary format. in opcode order for the M68000 family instruction set.

### 8.1 INSTRUCTION FORMAT

The following paragraphs present a summary of the binary encoding fields.

### 8.1.1 Coprocessor ID Field

This field specifies which coprocessor in a system is to perform the operation. Wt directly supported floating-point instructions for the MC68040, this field must be se

### 8.1.2 Effective Address Field

This field specifies which addressing mode is to be used. For some operations, hardware-enforced restrictions on the available addressing modes allowed.

### 8.1.3 Register/Memory Field

This field is common to all arithmetic instructions. A zero in this field indicates a re register operation, and a one indicates an < ea > -to-register operation.

### 8.1.4 Source Specifier Field

This field is common to all artihmetic instructions. The value of the register/mem field affects this field, $s$ definition. If $R / M=0$, specifies the source floating-point dat (FPDR). If $R / M=1$, specifies the source operand data format.

```
0 0 0 ~ - ~ L o n g - W o r d ~ I n t e g e r ~ ( L )
0 0 1 ~ - ~ S i n g l e - P r e c i s i o n ~ R e a l ~ ( S )
0 1 0 ~ - ~ E x t e n d e d - P r e c i s i o n ~ R e a l ~ ( X )
0 1 1 ~ - ~ P a c k e d - D e c i m a l ~ R e a l ~ ( P )
100 - Word Integer (W)
101 -Double-Precision Real (D)
110 - Byte Integer (B)
```

This field is common to all conditional instructions and specifies the conditional te: to be evaluated. Table 8-1 shows the binary encodings for the conditional tests.

### 8.1.7 Shift and Rotate Instructions

The following paragraphs define the fields used with the shift and rotate instruction
8.1.7.1 Count Register Field. If $\mathrm{i} / \mathrm{r}=0$, this field contains the rotate (shift) count of zero specifies 8 ). If $i / r=1$, this field specifies a data register that contains the rota count. The following shift and rotate fields are encoded as follows:
dr field
0 — Rotate (shift) Right
1 - Rotate (shift) Left
i/r field
0 - Immediate Rotate (shift) Count
1 - Register Rotate (shift) Count
8.1.7.2 Register Field. This field specifies a data register to be rotated (shifted).

| 000010 | OGT | Ordered Greater Than |
| :---: | :---: | :---: |
| 000011 | OGE | Ordered Greater Than or Equal |
| 000100 | OLT | Ordered Less Than |
| 000101 | OLE | Ordered Less Than or Equal |
| 000110 | OGL | Ordered Greater Than or Less Than |
| 000111 | OR | Ordered |
| 001000 | UN | Unordered |
| 001001 | UEQ | Unordered or Equal |
| 001010 | UGT | Unordered or Greater Than |
| 001011 | UGE | Unordered or Greater Than or Equal |
| 001100 | ULT | Unordered or Less Than |
| 001101 | ULE | Unordered or Less Than or Equal |
| 001110 | NE | Not Equal |
| 001111 | T | True |
| 010000 | SF | Signaling False |
| 010001 | SEQ | Signaling Equal |
| 010010 | GT | Greater Than |
| 010011 | GE | Greater Than or Equal |
| 010100 | LT | Less Than |
| 010101 | LE | Less Than or Equal |
| 010110 | GL | Greater Than or Less Than |
| 010111 | GLE | Greater Than or Less Than or Equal |
| 011000 | NGLE | Not (Greater Than or Less Than or Equal) |
| 011001 | NGL | Not (Greater Than or Less Than) |
| 011010 | NLE | Not (Less Than or Equal) |
| 011011 | NLT | Not (Less Than) |
| 011100 | NGE | Not (Greater Than or Equal) |
| 011101 | NGT | Not (Greater Than) |
| 011110 | SNE | Signaling Not Equal |
| 011111 | ST | Signaling True |

### 8.1.9 Opmode Field

Refer to the applicable instruction descriptions for the encoding of this field in $\mathbf{S}$ Integer Instructions, Section 5 Floating Point Instructions, Section 6 Sur (Privaleged) Instructions, and Section 7 CPU32 Instructions.

### 8.1.10 Address/Data Field

This field specifies the type of general register. The encoding is:
0 - Data Register
1 - Address Register

### 8.2 OPERATION CODE MAP

Table 8-2 lists the encoding for bits 15-12 and the operation performed.

Table 8-2. Operation Code Map

| Bits 15-12 | Operation |
| :--- | :--- |
| 0000 | Bit Manipulation/MOVEP/Immed iate |
| 0001 | Move Byte |
| 0010 | Move Long |
| 0011 | Move Word |
| 0100 | Miscellaneous |
| 0101 | ADDQ/SUBQ/Scc/DBcc/TRAPc c |
| 0110 | Bcc/BSR/BRA |
| 0111 | MOVEQ |
| 1000 | OR/DIV/SBCD |
| 1001 | SUB/SUBX |
| 1010 | (Unassigned, Reserved) |
| 1011 | CMP/EOR |
| 1100 | AND/MUL/ABCD/EXG |
| 1101 | ADD/ADDX |
| 1110 | Shift/Rotate/Bit Field |
| 1111 | Coprocessor Interface/MC68040 and <br> CPU32 Extensions |



## ORI



## ANDI to CCR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |  | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8-BIT BYTE DATA |  |  |  |  |  |

ANDI to SR


ANDI


## RTM

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | D/A | REGI |

CALLM


ADDI


## CMP2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | SIZE |  | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |  |
| 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D/A |  | GIS |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## CHK2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | SIZE |  | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 |  |  | MODE |  |  |  | REGI |
| D/A |  | GIS |  | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 16-BIT WORD DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |

## EORI



## CMPI



## BTST

BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 2 |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | EFFECTIVE ADDRESS |  |  |

## BCHG

## BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | MODE | RIT NUMBER |  |

> BIT NUMBER STATIC, SPECIFIED AS IMMEDIATE DATA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | MODE |  | REGI |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | BIT NUMBER |  |  |  |  |  |  |

## MOVES

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | SIZE |  | EFFECTIVE ADDRESS |  |  |  |  |
| 0 | 0 | 0 | 0 |  |  |  |  |  |  |  | OD |  |  | REGI |
| A/D | REGISTER |  |  | dr | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | O |

## CAS2

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| D/A1 | Rn1 |  |  | 0 | 0 | 0 | Du1 |  |  | 0 | 0 | 0 |  | D |
| D/A2 | Rn2 |  |  | 0 | 0 | 0 | Du2 |  |  | 0 | 0 | 0 |  | Dc |

CAS

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | SIZE |  | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |
|  |  |  |  |  |  |  |  |  |  | OD |  | REGI |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  | Du |  | 0 | 0 | 0 | D |

## BTST

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER


## BCLR

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | REGISTER |  | 1 |  | 0 |  | EFFECTIVE ADDRESS |  |  |
| 0 | 0 | 0 | 0 |  | REGISTER |  | 1 | 1 | 0 |  | MOD |  | REC |

## BSET

BIT NUMBER DYNAMIC, SPECIFIED IN A REGISTER

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |  | REGISTER |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 0 | 0 | 0 |  | REGISTER |  | 1 | 1 | 1 |  |  |  |  |

## MOVEP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## MOVEA



## MOVE



MOVE from SR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  | MODE | SOURCE <br> REG |  |




## MOVE to CCR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## NEG



## NOT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## MOVE to SR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |  | MODE | REGI |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | REG |
| HIGH-ORDER DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LOW-ORDER DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

NBCD

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |  |  | EFFECTIVE ADDRESS |  |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |

## SWAP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | REG |

BKPT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | VE |

PEA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 2 |  |  |

BGND

| 15 | 14 | 13 | 12 | 1 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | EFFECTIVE ADDRESS |  |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | MODE |  | REGI |

## TST

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | SIZE | EFFECTIVE ADDRESS |  |  |  |

## MULU

LONG

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 |  | 0 | 1 | 1 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |
|  |  | 0 |  |  |  |  |  |  |  |  | OD |  | REGI |
| 0 | REGISTER DI |  |  | 0 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## MULS

## LONG

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |
| 0 | REGISTER DI |  |  | 1 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## DIVU, DIVUL

LONG

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 |  |  | 1 |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |
| 0 | REGISTER Dq |  |  | 0 | SIZE | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIS |

## TRAP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |  |

## LINK



UNLK

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | REG |

MOVE USP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | dr | REG |

## RESET

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 7 | 6 | 5 | 4 | 3 | 2 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |

NOP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |  |

## RTD

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 16-BIT DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

## RTS



## TRAPV



## RTR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |

MOVEC


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 2 |  |  |

## MOVEM

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |
| 0 | 1 | 0 | 0 | 1 | dr | 0 | 0 | 1 | SIZE |  | MODE |  | REC |
| REGISTER LIST MASK |  |  |  |  |  |  |  |  |  |  |  |  |  |

LEA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |
| 0 | 1 | 0 | 0 |  | REGISTER |  | 1 | 1 | 1 |  | MOD |  |  | REG |

## CHK

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 0 | 1 | 0 | 0 |  | REGISTER |  |  |  | 0 |  | MODE |  |  | REC |

ADDQ


## SUBQ

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |  | DATA | 1 | SIZE | EFFECTIVE ADDRESS |  |  |  |  |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 |  | CON | ON |  | 1 | 1 | 1 | 1 | 1 | OPM |
| OPTIONAL WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |
| OR LONG WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Scc

\left.| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\right\}$

## BRA

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |  |  | 8-BIT DISPLACEMENT |  |  |  |
| 16-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$00 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 32-BIT DISPLACEMENT IF 8-BIT DISPLACEMENT = \$FF |  |  |  |  |  |  |  |  |  |  |  |  |  |

## BSR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 3

## Bcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

WORD


## SBCD

| 15 | 14 | 13 | 12 | 11 | 109 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 |  | TER Dy/Ay | 1 | 0 | 0 | 0 | 0 | R/M | REGIS |

## PACK



## UNPK

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | REGISTER Dy/Ay | 1 | 1 | 0 | 0 | 0 | R/M | REGIS |  |  |

DIVS, DIVSL


OR

$\frac{15}{15}$
SUBA


## CMPM



CMP

\left.| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\right) 4$| EFFECTIVE ADDRESS |
| :---: |
| 1 |

## CMPA



## EOR



ABCD


## MULS

| WORD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| 1 | 1 | 0 | 0 | REGISTER |  |  | 1 | 1 | 1 |  | EFFECTIVE ADDRES |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  | MODE |  |  | REC |

## EXG

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 3 |  |  |  |  |  |  |  |  |  |  |
| 1 | 1 | 0 | 0 | REGISTER Rx | 1 |  | OPMODE |  | REGI |  |  |

AND


ADDX

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: | ---: |
| 1 | 1 | 0 | 1 | REGISTER Rx | 1 | SIZE |  | 0 | 0 | R/M | REGI |  |

## ADDA

\left.| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |$\right) 4$| EFFECTIVE ADDRESS |
| :---: |
| 1 |

MEMORY SHIFT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | dr | 1 | 1 |  | EFFECTIVE ADDRESS |  |
| 1 |  |  |  |  |  |  |  |  |  |  | MODE | REGI |

## LSL, LSR

MEMORY SHIFT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | dr | 1 | 1 | EFFECTIVE ADDRESS <br> MODE |  |  |

## ROXL, ROXR

## MEMORY ROTATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | dr | 1 | 1 |  | EFFECTIVE ADDRESS |  |
| 1 |  |  |  |  |  |  |  |  |  |  | MODE | REGI |

## ROL, ROR

MEMORY ROTATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 |  |  |  |  | EFFECTIVE ADDRESS |  |  |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | dr | 1 | 1 |  | MODE |  | REGI |

## BFTST



| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |  | OD |  | REC |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |

## BFEXTS



## BFCLR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | EFFECTIVE ADDRESS |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |  | OD |  | RES |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |

## BFFFO

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 |  |  |  | EFFECTIVE ADDRESS |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |  | OD |  | REG |
| 0 | REGISTER |  |  | Do | OFFSET |  |  |  |  | Dw |  | WIDTH |  |

## BFSET

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | 1 |  |  |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |  | MOD |  | REG |
| 0 | 0 | 0 | 0 | Do | OFFSET |  |  |  |  | Dw | WIDTH |  |  |

ASL, ASR

## REGISTER SHIFT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 |  | $\begin{gathered} \text { COUNT/ } \\ \text { REGISTER } \end{gathered}$ |  | dr | SIZE |  | i/r | 0 | 0 |  | REGI |

## LSL, LSR

## REGISTER SHIFT



## ROXL, ROXR

## REGISTER ROTATE



## ROL, ROR

## REGISTER ROTATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 |  | $\begin{gathered} \text { COUNT/ } \\ \text { REGISTER } \end{gathered}$ |  | dr | SIZE |  | i/r | 1 | 1 |  | REGI |

## PMOVE

| MC68EC030, ACX REGISTERS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  |  | EGI |
| 0 | 0 | 0 | P REGISTER |  |  | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## PLOAD



## PVALID

VAL CONTAINS ACCESS LEVEL TO TEST AGAINST

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRES |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## PVALID

MAIN PROCESSOR REGISTER CONTAINS ACCESS LEVEL TO TEST AGAINST

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |

## PFLUSH



| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE | REGI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | MODE |  | 0 |  | MASK | FC |  |  |  |

## PMOVE

MC68851, TO/FROM TC, CRP, DRP, SRP, CAL, VAL, SCC, AND AC REGISTERS

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | 1 | 0 | P REGISTER |  |  | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## PMOVE

MC68030 ONLY, SRP, CRP, AND TC REGISTERS

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | 1 | 0 | P REGISTER |  |  | R/W | FD | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## PMOVE

MC68030 ONLY, MMUSR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## PMOVE

MC68EC030, ACUSR

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
|  |  |  |  |  | 0 | 0 |  | 0 | 0 | MODE |  |  |  | REGIS |
| 0 | 1 | 1 | 0 | 0 | 0 | R/W | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## PMOVE

MC68851, TO/FROM BADX AND BACX REGISTERS


## PTEST

> MC68EC030


## PTEST

MC68030 ONLY


## PTEST

|  | MC68851 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
|  | 1 | 1 | 1 |  | 0 | 0 | 0 |  |  |  | EFFECTIVE ADDRES |  |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |  |
| 1 | 0 | 0 | LEVEL |  |  | R/W | A REGISTER |  |  |  | FC |  |  |  |

PScc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | EFFECTIVE ADDRESS |  |  |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |  | MODE |  | REGI |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MC68851 CONDITION |  |  |  |

## PDBcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | COUNT R |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MC68851 CONDITION |  |  |  |
| 16-BIT DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |

## PTRAPcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | OPM |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MC68851 CONDITION |  |  |  |
| 16-BIT OPERAND OR MOST SIGNIFICANT WORD OF 32-BIT OPERAND (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LEAST SIGNIFICANT WORD OF 32-BIT OPERAND (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |  |

## PBcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | SIZE | MC68851 CONDITION |  |  |  |
| 16-BIT DISPLACEMENT OR MOST SIGNIFICANT WORD OF 32-BIT DISPLACEMENT |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LEAST SIGNIFICANT WORD OF 32-BIT DISPLACEMENT (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |  |

## PSAVE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OPMODE | REG |

## PFLUSH

MC68040/MC68LC040

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | OPMODE | REG |

## PTEST

MC68040/MC68LC040

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | R/W | 0 | 1 | REG |

## PTEST

MC68EC040

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | R/W | 0 | 1 | REG |

## CINV

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | CACHE | 0 | SCOPE | REG |  |

## CPUSH

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | CACHE | 1 | SCOPE | REG |  |

## MOVE16

| 15 | POSTINCREMENT SOURCE AND DESTINATION |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | REGIS |  |
| 1 | REGISTER Ay |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## TBLU,TBLUN

TABLE LOOKUP AND INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 |  |  |  |  |  |  |  |  |  |  | MOD |  |  | REGI |
| 0 |  | STE |  | 0 | R | 0 | 1 | SIZE | 0 | 0 | 0 | 0 | 0 |  |

## TBLS,TBLSN

TABLE LOOKUP AND INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | MODE |  |  | REG |  |
| 0 | REGISTER Dx |  |  | 1 | R | 0 | 1 | SIZE |  | 0 | 0 | 0 |  |  |

## TBLU,TBLUN

DATA REGISTER INTERPOLATE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | REGIST |
| 0 | REGI |  |  | 0 | R | 0 | 0 | SIZE |  | 0 | 0 | 0 | REGIST |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| IMMEDIATE DATA |  |  |  |  |  |  |  |  |  |  |  |  |  |

## FMOVECR



## FINT



## FSINH



## FINTRZ

| 15 | 14 | 13 | 2 | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  |  |  |  | EFFECTIVE ADDRES |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  | 0 | 0 | 0 | MODE |  |  |  | REG |
| 0 | R/M | 0 | SOURCE SPECIFIER |  | DESTINATION |  |  | 0 | 0 | 0 | 0 | 0 |  |

## FETOXM1



## FTANH



## FATAN



FASIN


FSIN


## FTAN



## FETOX



## FTWOTOX



## FTENTOX



FLOG10


## FLOG2



## FCOSH



## FACOS



FCOS


## FGETMAN



## FMOD



## FSGLDIV



## FREM

| 15 | 14 | 13 |  | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR ID |  |  |  |  | EFFECTIVE ADDRES |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  | 0 | 0 | 0 | MODE |  |  |  | REC |
| 0 | R/M | 0 | SOURCE SPECIFIER |  | DESTINATION |  |  | 0 | 1 | 0 | 0 | 1 |  |

FSCALE

| 15 | 14 | 13 |  | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 |  | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  | 0 | 0 | 0 | EFFECTIVE ADDRES |  |  |  |  |
|  |  |  |  |  |  | 0 | 0 |  | MODE |  |  |  | REC |
| 0 | R/M | 0 | SOURCE SPECIFIER |  |  |  | REGISTER | 0 | 1 | 0 | 0 | 1 |  |

## FSINCOS



## FCMP

| 15 | 14 | 13 | 12 | 11 | 1 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | MODE |  |  | REGI |  |
| 0 | R/M | 0 |  | SOURCE SPECIFIER |  |  | DESTINATION |  | 0 | 1 | 1 | 1 | 0 | 0 |

## FTST



## FABS



## FADD



FMOVE
DATA REGISTER, EFFECTIVE ADDRESS TO REGISTER


## FMUL



## FNEG



## FSQRT

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS <br> MODE |  |  |  |  |
| 0 | R/M | 0 | SOURCE <br> SPECIFIER | DESTINATION <br> REGISTER |  | OPMODE |  |  |  |  |  |  |  |

## FSUB



## FMOVE

SYSTEM CONTROL REGISTER

| 15 | 14 | 13 | 12 | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  | MODE |  |  | REGI |  |
| 1 | 0 | dr |  | $\begin{aligned} & \text { ISTER } \\ & \text { LECT } \end{aligned}$ | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## FMOVEM

CONTROL REGISTERS

| 15 | 14 | 13 | 12 | 11 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  | 0 | 0 | 0 | EFFECTIVE ADDRESS |  |  |  |  |
| 1 | 1 | 1 | 1 |  |  | MODE |  |  | REGI |  |
| 1 | 0 | dr | REGISTER SELECT |  | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |

## FMOVEM

DATA REGISTERS

| 15 | 14 | 13 | 2 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR <br> ID |  |  | 0 | 0 | 0 |  | EFFECTIVE ADDRESS |  |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  |  | MODE |  | REGI |
| 1 | 1 | dr |  |  | 0 | 0 |  | 0 |  |  |  | REGIST | LIS |  |

## cpGEN

| 15 | 14 | 13 | 12 | 11 | 109 | 8 | 7 | 6 | 5 | 4 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | COPROCESSOR ID |  | 0 | 0 | 0 |  | EFFECTIVE ADDRESS |  |
| 1 | 1 | 1 | 1 |  |  |  |  |  | MODE | REGI |
| COPROCESSOR ID-DEPENDENT COMMAND WORD |  |  |  |  |  |  |  |  |  |  |  |

cpScc


## FBcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## cpBcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | 2

## cpSAVE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## FSAVE

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |


| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | COPROCESSOR ID |  |  | 1 | 0 | 1 |  | EFFECTIVE ADDRESS |  |  |
|  |  | 1 | , |  |  |  |  |  |  | MODE |  | REGI |

## FDBcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  | $\begin{aligned} & \overline{\mathrm{OCE}} \\ & \mathrm{ID} \end{aligned}$ |  | 0 | 0 | 1 | 0 | 0 | 1 | $\begin{array}{r} \mathrm{COl} \\ \text { REGI } \end{array}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | CONDITIONAL PREDICAT |  |  |  |

## cpDBcc



## FTRAPcc

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 |  | $\begin{aligned} & \hline \mathrm{OC} \\ & \mathrm{ID} \end{aligned}$ |  | 0 | 0 | 1 | 1 | 1 | 1 | MO |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  | REDICAT |
| 16-BIT OPERAND OR MOST SIGNIFICANT WORD OF 32-BIT OPERAND (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |  |
| LEAST SIGNIFICANT WORD OR 32-BIT OPERAND (IF NEEDED) |  |  |  |  |  |  |  |  |  |  |  |  |  |

## FNOP

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | $\begin{gathered} \text { COPROCESSOR } \\ \text { ID } \end{gathered}$ |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

## PROCESSOR INSTRUCTION SUMMARY

This appendix provides a quick reference of the M68000 family instructions. The tion of this section is by processors and their addressing modes. All referenc MC68000, MC68020, and MC68030 include references to the corresponding e controllers, MC68EC000, MC68EC020, and MC68EC030. All references to the I include the MC68LC040 and MC68EC040. This referencing applies throughout th unless otherwise specified. Table A-1 lists the M68000 family instructions by mnen indicates which processors they apply to.

Table A-1. M68000 Family Instruction Set And Processor Cross-Reference

|  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | $\mathbf{6 8 0 0 0}$ | $\mathbf{6 8 0 0 8}$ | $\mathbf{6 8 0 1 0}$ | $\mathbf{6 8 0 2 0}$ | $\mathbf{6 8 0 3 0}$ | $\mathbf{6 8 0 4 0}$ | $\mathbf{6 8 8 8 8 2}$ | $\mathbf{6 8 8 5 1}$ |
| ABCD | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ADD | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ADDA | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ADDI | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ADDQ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ADDX | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| AND | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ANDI | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ANDI to CCR | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ANDI to SR ${ }^{1}$ | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| ASL, ASR | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| BCC | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| BCHG | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| BCLR | $X$ | $X$ | $X$ | $X$ | $X$ | $X$ |  |  |
| BFCHG |  |  |  | $X$ | $X$ | $X$ |  |  |
| BFCLR |  |  |  | $X$ | $X$ | $X$ |  |  |
| BFEXTS |  |  |  | $X$ | $X$ | $X$ |  |  |
| BFEXTU |  |  |  | $X$ | $X$ | $X$ |  |  |
| BFFFO |  |  |  | $X$ | $X$ | $X$ |  |  |



| EORI | X | X | X | X | X | X |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EORI to CCR | X | X | X | X | X | X |  |  |
| EORI to SR ${ }^{1}$ | X | X | X | X | X | X |  |  |
| EXG | X | X | X | X | X | X |  |  |
| EXT | X | X | X | X | X | X |  |  |
| EXTB |  |  |  | X | X | X |  |  |
| FABS |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSABS, FDABS |  |  |  |  |  | $X^{2}$ |  |  |
| FACOS |  |  |  |  |  | 2,3 | X |  |
| FADD |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSADD, FDADD |  |  |  |  |  | $X^{2}$ |  |  |
| FASIN |  |  |  |  |  | 2,3 | X |  |
| FATAN |  |  |  |  |  | 2,3 | X |  |
| FATANH |  |  |  |  |  | 2,3 | X |  |
| FBcc |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FCMP |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FCOS |  |  |  |  |  | 2,3 | X |  |
| FCOSH |  |  |  |  |  | 2,3 | X |  |
| FDBcc |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FDIV |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSDIV, FDDIV |  |  |  |  |  | $\mathrm{X}^{2}$ |  |  |
| FETOX |  |  |  |  |  | 2,3 | X |  |
| FETOXM1 |  |  |  |  |  | 2,3 | X |  |
| FGETEXP |  |  |  |  |  | 2,3 | X |  |
| FGETMAN |  |  |  |  |  | 2,3 | X |  |
| FINT |  |  |  |  |  | 2,3 | X |  |
| FINTRZ |  |  |  |  |  | 2,3 | X |  |
| FLOG10 |  |  |  |  |  | 2,3 | X |  |
| FLOG2 |  |  |  |  |  | 2,3 | X |  |
| FLOGN |  |  |  |  |  | 2,3 | X |  |


| FMOD |  |  |  |  |  | 2,3 | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FMOVE |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSMOVE, FDMOVE |  |  |  |  |  | $X^{2}$ |  |  |
| FMOVECR |  |  |  |  |  | 2,3 | $X$ |  |
| FMOVEM |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FMUL |  |  |  |  |  | $\chi^{2}$ | X |  |
| FSMUL, <br> FDMUL |  |  |  |  |  | $X^{2}$ |  |  |
| FNEG |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSNEG, FDNEG |  |  |  |  |  | $X^{2}$ |  |  |
| FNOP |  |  |  |  |  | $\mathrm{X}^{2}$ | $X$ |  |
| FREM |  |  |  |  |  | 2,3 | $X$ |  |
| FRESTORE ${ }^{1}$ |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSAVE* |  |  |  |  |  | $\mathrm{X}^{2}$ | $X$ |  |
| FSCALE |  |  |  |  |  | 2,3 | $X$ |  |
| FScc |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSGLDIV |  |  |  |  |  | 2,3 | $X$ |  |
| FSGLMUL |  |  |  |  |  | 2,3 | X |  |
| FSIN |  |  |  |  |  | 2,3 | $X$ |  |
| FSINCOS |  |  |  |  |  | 2,3 | X |  |
| FSINH |  |  |  |  |  | 2,3 | X |  |
| FSQRT |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| $\begin{aligned} & \text { FSSQRT, } \\ & \text { FDSQRT } \end{aligned}$ |  |  |  |  |  | $X^{2}$ |  |  |
| FSUB |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FSSUB, FDSUB |  |  |  |  |  | $X^{2}$ |  |  |
| FTAN |  |  |  |  |  | 2,3 | $X$ |  |
| FTANH |  |  |  |  |  | 2,3 | $X$ |  |
| FTENTOX |  |  |  |  |  | 2,3 | $X$ |  |
| FTRAPcc |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |
| FTST |  |  |  |  |  | $\mathrm{X}^{2}$ | X |  |



| ORI to CCR | X | X | X | X | X | X |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ORI to SR ${ }^{1}$ | X | X | X | X | X | X |  |
| PACK |  |  |  | X | X | X |  |
| PBcc ${ }^{1}$ |  |  |  |  |  |  | X |
| PDBcc ${ }^{1}$ |  |  |  |  |  |  | X |
| PEA | X | X | X | X | X | X |  |
| PFLUSH ${ }^{1}$ |  |  |  |  | $\chi^{5}$ | X | X |
| PFLUSHA ${ }^{1}$ |  |  |  |  | $\chi^{5}$ |  | X |
| PFLUSHR ${ }^{1}$ |  |  |  |  |  |  | X |
| PFLUSHS ${ }^{1}$ |  |  |  |  |  |  | X |
| PLOAD ${ }^{1}$ |  |  |  |  | $\chi^{5}$ |  | X |
| PMOVE ${ }^{1}$ |  |  |  |  | X |  | X |
| PRESTORE ${ }^{1}$ |  |  |  |  |  |  | X |
| PSAVE ${ }^{1}$ |  |  |  |  |  |  | X |
| PScc ${ }^{1}$ |  |  |  |  |  |  | X |
| PTEST ${ }^{1}$ |  |  |  |  | X | X | X |
| PTRAPcc ${ }^{1}$ |  |  |  |  |  |  | X |
| PVALID |  |  |  |  |  |  | X |
| RESET ${ }^{1}$ | X | X | X | X | X | X |  |
| ROL,ROR | X | X | X | X | X | X |  |
| $\begin{aligned} & \text { ROXL, } \\ & \text { ROXR } \end{aligned}$ | X | X | X | X | X | X |  |
| RTD |  |  | X | X | X | X |  |
| RTE ${ }^{1}$ | X | X | X | X | X | X |  |
| RTM |  |  |  | X |  |  |  |
| RTR | X | X | X | X | X | X |  |
| RTS | X | X | X | X | X | X |  |
| SBCD | X | X | X | X | X | X |  |
| Scc | X | X | X | X | X | X |  |
| STOP ${ }^{1}$ | X | X | X | X | X | X |  |
| SUB | X | X | X | X | X | X |  |
| SUBA | X | X | X | X | X | X |  |
| SUBI | X | X | X | X | X | X |  |
| SUBQ | X | X | X | X | X | X |  |
| SUBX | X | X | X | X | X | X |  |

TAS
TBLS,

| TBLSN |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TBLU, <br> TBLUN |  |  |  |  |  |  |  |  |
| TRAP | X | X | X | X | X | X |  |  |
| TRAPcc |  |  |  | X | X | X |  |  |
| TRAPV | X | X | X | X | X | X |  |  |
| TST | X | X | X | X | X | X |  |  |
| UNLK | X | X | X | X | X | X |  |  |
| UNPK |  |  |  | X | X | X |  |  |

NOTES:

1. Privileged (Supervisor) Instruction.
2. Not applicable to MC68EC040 and MC68LC040
3. These instructions are software supported on the MC68040.
4. This instruction is not privileged for the MC68000 and MC68008.
5. Not applicable to MC68EC030.

| ABCD | Add Decimal with Extend |
| :---: | :---: |
| ADD | Add |
| ADDA | Address |
| ADDI | Add Immediate |
| ADDQ | Add Quick |
| ADDX | Add with Extend |
| AND | Logical AND |
| ANDI | Logical AND Immediate |
| ANDI to CCR | AND Immediate to Condition Code Register |
| ANDI to SR | AND Immediate to Status Register |
| ASL, ASR | Arithmetic Shift Left and Right |
| Bcc | Branch Conditionally |
| BCHG | Test Bit and Change |
| BCLR | Test Bit and Clear |
| BFCHG | Test Bit Field and Change |
| BFCLR | Test Bit Field and Clear |
| BFEXTS | Signed Bit Field Extract |
| BFEXTU | Unsigned Bit Field Extract |
| BFFFO | Bit Field Find First One |
| BFINS | Bit Field Insert |
| BFSET | Test Bit Field and Set |
| BFTST | Test Bit Field |
| BGND | Enter Background Mode |
| BKPT | Breakpoint |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
| CALLM | CALL Module |
| CAS | Compare and Swap Operands |
| CAS2 | Compare and Swap Dual Operands |
| CHK | Check Register Against Bound |
| CHK2 | Check Register Against Upper and Lower Bounds |
| CINV | Invalidate Cache Entries |
| CLR | Clear |
| CMP | Compare |
| CMPA | Compare Address |
| CMPI | Compare Immediate |
| CMPM | Compare Memory to Memory |
| CMP2 | Compare Register Against Upper and Lower Bounds |
| cpBcc | Branch on Coprocessor Condition |
| cpDBcc | Test Coprocessor Condition Decrement and Branch |
| cpGEN | Coprocessor General Function |
| cpRESTORE | Coprocessor Restore Function |


| CPUSH | Push then Invalidate Cache Entries |
| :---: | :---: |
| DBcc | Test Condition, Decrement and Branch |
| DIVS, DIVSL | Signed Divide |
| DIVU, DIVUL | Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to Status Register |
| EXG | Exchange Registers |
| EXT, EXTB | Sign Extend |
| FABS | Floating-Point Absolute Value |
| FSFABS, FDFABS | Floating-Point Absolute Value (Single/Double Precision) |
| FACOS | Floating-Point Arc Cosine |
| FADD | Floating-Point Add |
| FSADD, FDADD | Floating-Point Add (Single/Double Precision) |
| FASIN | Floating-Point Arc Sine |
| FATAN | Floating-Point Arc Tangent |
| FATANH | Floating-Point Hyperbolic Arc Tangent |
| FBcc | Floating-Point Branch |
| FCMP | Floating-Point Compare |
| FCOS | Floating-Point Cosine |
| FCOSH | Floating-Point Hyperbolic Cosine |
| FDBcc | Floating-Point Decrement and Branch |
| FDIV | Floating-Point Divide |
| FSDIV, FDDIV | Floating-Point Divide (Single/Double Precision) |
| FETOX | Floating-Point ex |
| FETOXM1 | Floating-Point ex-1 |
| FGETEXP | Floating-Point Get Exponent |
| FGETMAN | Floating-Point Get Mantissa |
| FINT | Floating-Point Integer Part |
| FINTRZ | Floating-Point Integer Part, Round-to-Zero |
| FLOG10 | Floating-Point Log10 |
| FLOG2 | Floating-Point Log2 |
| FLOGN | Floating-Point Loge |
| FLOGNP1 | Floating-Point Loge ( $x+1$ ) |
| FMOD | Floating-Point Modulo Remainder |
| FMOVE | Move Floating-Point Register |
| FSMOVE,FDMOVE | Move Floating-Point Register (Single/Double Precision) |
| FMOVECR | Move Constant ROM |
| FMOVEM | Move Multiple Floating-Point Registers |
| FMUL | Floating-Point Multiply |
| FSMUL,FDMUL | Floating-Point Multiply (Single/Double Precision) |
| FNEG | Floating-Point Negate |
| FSNEG,FDNEG | Floating-Point Negate (Single/Double Precision) |
| FNOP | Floating-Point No Operation |


| FSCALE | Floating-Point Scale Exponent |
| :--- | :--- |
| FScc | Floating-Point Set According to Condition |
| FSGLDIV | Single-Precision Divide |
| FSGLMUL | Single-Precision Multiply |
| FSIN | Sine |
| FSINCOS | Simultaneous Sine and Cosine |
| FSINH | Hyperbolic Sine |
| FSQRT | Floating-Point Square Root |
| FSSQRT,FDSQRT | Floating-Point Square Root (Single/Double Precision) |
| FSUB | Floating-Point Subtract |
| FSSUB,FDSUB | Floating-Point Subtract (Single/Double Precision) |
| FTAN | Tangent |
| FTANH | Hyperbolic Tangent |
| FTENTOX | Floating-Point 10x |
| FTRAPcc | Floating-Point Trap On Condition |
| FTST | Floating-Point Test |
| FTWOTOX | Floating-Point 2x |
| ILLEGAL | Take Illegal Instruction Trap |
| JMP | Jump |
| JSR | Jump to Subroutine |
| LEA | Load Effective Address |
| LINK | Link and Allocate |
| LPSTOP | Low-Power Stop |
| LSL, LSR | Logical Shift Left and Right |
| MOVE | Move |
| MOVEA | Move Address |
| MOVE from CCR | Negaical Complement |
| MOVE from SR | Nove from Condition Code Register |
| MOVE to CCR | Nove from Status Register |
| MOVE to SR | Move to Condition Code Register |
| MOVE USP | Move to Status Register |
| MOVE16 | Move User Stack Pointer |
| MOVEC | 16-Byte Block Move |
| MOVEM | Move Control Register |
| MOVEP | Move Multiple Registers |
| MOVEQ | Move Peripheral |
| MOVES | Move Quick |
| MULS | Move Alternate Address Space |
| MULU | Signed Multiply |
| NBCD | NEG |
| NEGX | NOP |
| NOT | Nogated Multiply |


| ORI to SR | Inclusive-OR Immediate to Status Register |
| :--- | :--- |
| PACK | Pack BCD |
| PBcc | Branch on PMMU Condition |
| PDBcc | Test, Decrement, and Branch on PMMU Condition |
| PEA | Push Effective Address |
| PFLUSH | Flush Entry(ies) in the ATCs |
| PFLUSHA | Flush Entry(ies) in the ATCs |
| PFLUSHR | Flush Entry(ies) in the ATCs and RPT Entries |
| PFLUSHS | Flush Entry(ies) in the ATCs |
| PLOAD | Load an Entry into the ATC |
| PMOVE | Move PMMU Register |
| PRESTORE | PMMU Restore Function |
| PSAVE | PMMU Save Function |
| PScc | Set on PMMU Condition |
| PTEST | Test a Logical Address |
| PTRAPcc | Trap on PMMU Condition |
| PVALID | Validate a Pointer |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTM | Return from Module |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Test Operand |
| STOP | Unlink |
| SUB | Unpack BCD |
| SUBA | Stop |
| SUBI | Subtract |
| SUBQ | Subtract Address |
| SUBX | Subtract Immediate |
| SWAP | Subtract Quick |
| TAS | Subtract with Extend |
| TBLS, TBLSN | Swap Register Words |
| TBLU, TBLUN | Signed Table Lookup with Interpolate |
| TRAP | Unsigned Table Lookup with Interpolate |
| TRAPcc | TRAPV |
| TST | UNLK |
| UNPK | Trap |

Table A-3 lists the instructions used with the MC68000 and MC68008 processors, a A-4 lists the instructions used with MC68010.

Table A-3. MC68000 and MC68008 Instruction Set

| Mnemonic |  |
| :--- | :--- |
| ABCD | Add Decimal with Extend |
| ADD | Add |
| ADDA | Add Address |
| ADDI | Add Immediate |
| ADDQ | Add Quick |
| ADDX | Add with Extend |
| AND | Logical AND |
| ANDI | Logical AND Immediate |
| ANDI to CCR | AND Immediate to Condition Code Register |
| ANDI to SR | AND Immediate to Status Register |
| ASL, ASR | Arithmetic Shift Left and Right |
| Bcc | Branch Conditionally |
| BCHG | Test Bit and Change |
| BCLR | Test Bit and Clear |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
| CHK | Check Register Against Bound |
| CLR | Clear |
| CMP | Compare |
| CMPA | Compare Address |
| CMPI | Compare Immediate |
| CMPM | Compare Memory to Memory |
| DBcc | Test Condition, Decrement, and Branch |
| DIVS | Signed Divide |
| DIVU | Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to Status Register |
| EXG | Exchange Registers |
| EXT | Sign Extend |
| ILLEGAL | Jump Illegal Instruction Trap |
| JMP |  |
| JSR |  |


| LSL, LSR | Logical Shift Left and Right |
| :--- | :--- |
| MOVE | Move |
| MOVEA | Move Address |
| MOVE to CCR | Move to Condition Code Register |
| MOVE from SR | Move from Status Register |
| MOVE to SR | Move to Status Register |
| MOVE USP | Move User Stack Pointer |
| MOVEM | Move Multiple Registers |
| MOVEP | Move Peripheral |
| MOVEQ | Move Quick |
| MULS | Signed Multiply |
| MULU | Unsigned Multiply |
| NBCD | Negate Decimal with Extend |
| NEG | Negate |
| NEGX | Negate with Extend |
| NOP | No Operation |
| NOT | Logical Complement |
| OR | Logical Inclusive-OR |
| ORI | Logical Inclusive-OR Immediate |
| ORI to CCR | Inclusive-OR Immediate to Condition Code Register |
| ORI to SR | Inclusive-OR Immediate to Status Register |
| PEA | Push Effective Address |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTE | Return from Exception |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Sest Operand |
| STOP | Stonditionally |
| SUB | Sup |
| SUBA | Subtract |
| SUBI | Subtract Address |
| SUBQ | Subtract Immediate |
| SUBX | Subtract Quick |
| SWAP | Subtract with Extend |
| TAS | Swap Register Words |
| TRAP | TRAPV |
| TST | UNLK |


| ADDI | Add Immediate |
| :--- | :--- |
| ADDX | Add Quick |
| AND | Add with Extend |
| ANDI | Logical AND |
| ANDI to CCR | Logical AND Immediate |
| ANDI to SR | AND Immediate to Condition Code Register |
| ASL, ASR | AND Immediate to Status Register |
| Acc | Arithmetic Shift Left and Right |
| BCHG | Tranch Conditionally |
| BCLR | Test Bit and Change |
| BKPT | Breakpoint |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
| CHK | Check Register Against Bound |
| CLR | Clear |
| CMP | Compare |
| CMPA | Compare Address |
| CMPI | Compare Immediate |
| CMPM | Compare Memory to Memory |
| DBcC | Test Condition, Decrement and Branch |
| DIVS | Signed Divide |
| DIVU | Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to Status Register |
| EXG | Exchange Registers |
| EXT | Sign Extend |
| ILLEGAL | Take Illegal Instruction Trap |
| JMP | Jump |
| JSR | Jump to Subroutine |


| MOVE | Move |
| :--- | :--- |
| MOVEA | Move Address |
| MOVE from CCR | Move from Condition Code Register |
| MOVE from SR | Move from Status Register |
| MOVE to CCR | Move to Condition Code Register |
| MOVE to SR | Move to Status Register |
| MOVE USP | Move User Stack Pointer |
| MOVEC | Move Control Register |
| MOVEM | Move Multiple Registers |
| MOVEP | Move Peripheral |
| MOVEQ | Move Quick |
| MOVES | Move Address Space |
| MULS | Signed Multiply |
| MULU | Unsigned Multiply |
| NBCD | Negate Decimal with Extend |
| NEG | Negate |
| NEGX | Negate with Extend |
| NOP | No Operation |
| NOT | Logical Complement |
| OR | Logical Inclusive-OR |
| ORI | Logical Inclusive-OR Immediate |
| ORI to CCR | Inclusive-OR Immediate to Condition Code Register |
| ORI to SR | Inclusive-OR Immediate to Status Register |
| PEA | Push Effective Address |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Set Conditionally |
| STOP | Stop |
| SUB | Subtract |
| SUBA | Subtract Address |
| SUBI | Subtract Immediate |
| SUBQ | Subtract Quick |
| TRAPV | Subtract with Extend |
| TSU | SWA |

Data Addressing Modes

| Mode | Generation |
| :---: | :---: |
| Register Direct Addressing Data Register Direct Address Register Direct | $\begin{aligned} & \text { <ea> }=\mathrm{Dn} \\ & \text { <ea> }=A n \end{aligned}$ |
| Absolute Data Addressing Absolute Short Absolute Long | $\begin{aligned} & \text { <ea> = (Next Word) } \\ & \text { <ea> = (Next Two Words) } \end{aligned}$ |
| Program Counter Relative Addressing <br> Relative with Offset <br> Relative with Index and Offset | $\begin{aligned} & \text { <ea> }=(P C)+d_{16} \\ & \text { <ea> }=(P C)+d_{8} \end{aligned}$ |
| Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset | $\begin{aligned} & <e a>=(A n) \\ & <e a>=(A n), A n-A n+N \\ & A n-A n-N,<e a>=(A n) \\ & <e a>=(A n)+d_{16} \\ & <e a>=(A n)+(X n)+d_{8} \end{aligned}$ |
| Immediate Data Addressing Immediate Quick Immediate | DATA = Next Word(s) Inherent Data |
| Implied Addressing Implied Register | $\begin{aligned} & \text { <ea> = SR, USP, SSP, PC, VBR, } \\ & \text { SFC, DFC } \end{aligned}$ |

$\mathrm{N}=1$ for byte, 2 for word, and 4 for long word. If An is the stack pointer and the operand size is byte, $\mathrm{N}=2$ to keep the stack pointer on a word boundary.

Table A-6. MC68020 Instruction Set Summary

| Mnemonic |  |
| :--- | :--- |
| ABCD | Add Decimal with Extend |
| ADD | Add |
| ADDA | Add Address |
| ADDQ | Add Immediate |
| ADDX | Add Quick |
| AND | Add with Extend |
| ANDI | Logical AND |
| ANDI to CCR | Logical AND Immediate |
| ANDI to SR | AND Immediate to Condition Code Register |
| ASL, ASR | AND Immediate to Status Register |
| Bcc | Arithmetic Shift Left and Right |
| BCHG | Branch Conditionally |
| BCLR | Test Bit and Change |
| BFCHG | Test Bit and Clear |
| BFCLR | Test Bit Field and Change |
| BFEXTS | Test Bit Field and Clear |
| BFEXTU | Signed Bit Field Extract |
| BFFFO | Unsigned Bit Field Extract |
| BFINS | Bit Field Find First One |
| BFSET | Bit Field Insert |
| BFTST | Test Bit Field and Set |
| BKPT | Test Bit Field |
| BRA | Breakpoint |
| BSET | Branch |
| BSR | Test Bit and Set |
| BTST | Branch to Subroutine |
| CALLM | Test Bit |
| CAS | CALL Module |
| CAS2 | Compare and Swap Operands |
| CHK | Compare and Swap Dual Operands |
| CHK2 | Check Register Against Bound |
| CLR | Check Register Against Upper and Lower Bounds |
| CMP | Clear |
| CMP2 | Compare |
| CMPA | Compare Register Against Upper and Lower Bounds |
| CMPI | Compare Address |


| cpDBcc <br> cpGEN <br> cpRESTORE cpSAVE <br> cpScc <br> cpTRACPcc | Test Coprocessor Condition, Decrement and Branch Coprocessor General Function Coprocessor Restore Function Coprocessor Save Function Set on Coprocessor Condition Trap on Coprocessor Condition |
| :---: | :---: |
| DBcc <br> DIVS, DIVSL <br> DIVU, DIVUL | Test Condition, Decrement, and Branch Signed Divide Unsigned Divide |
| EOR EORI EORI to CCR EORI to SR EXG EXT, EXTB | Logical Exclusive-OR <br> Logical Exclusive-OR Immediate <br> Exclusive-OR Immediate to Condition Code Register <br> Exclusive-OR Immediate to Status Register <br> Exchange Registers <br> Sign Extend |
| ILLEGAL | Take Illegal Instruction Trap |
| $\begin{array}{\|l\|} \hline \mathrm{JMP} \\ \mathrm{JSR} \end{array}$ | Jump Jump to Subroutine |
| LEA <br> LINK <br> LSL, LSR | Load Effective Address Link and Allocate Logical Shift Left and Right |
| MOVE <br> MOVEA <br> MOVE from CCR <br> MOVE from SR <br> MOVE to CCR <br> MOVE to SR <br> MOVE USP <br> MOVEC <br> MOVEM <br> MOVEP <br> MOVEQ <br> MOVES <br> MULS <br> MULU | Move <br> Move Address <br> Move from Condition Code Register <br> Move from Status Register <br> Move to Condition Code Register <br> Move to Status Register <br> Move User Stack Pointer <br> Move Control Register <br> Move Multiple Registers <br> Move Peripheral <br> Move Quick <br> Move Alternate Address Space <br> Signed Multiply <br> Unsigned Multiply |
| NBCD <br> NEG <br> NEGX <br> NOP <br> NOT | Negate Decimal with Extend <br> Negate <br> Negate with Extend <br> No Operation <br> Logical Complement |


| ORI to CCR | Inclusive-OR Immediate to Condition Code Register |
| :--- | :--- |
| ORI to SR | Inclusive-OR Immediate to Status Register |
| PACK | Pack BCD |
| PEA | Push Effective Address |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTM | Return from Module |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Set Conditionally |
| STOP | Stop |
| SUB | Subtract |
| SUBA | Subtract Address |
| SUBI | Subtract Immediate |
| SUBQ | Subtract Quick |
| SUBX | Subtract with Extend |
| SWAP | Swap Register Words |
| TAS | Test Operand and Set |
| TRAP | Trap |
| TRAPcc | Trap Conditionally |
| TRAPV | Trap on Overflow |
| TST | Test Operand |
| UNLK | Unlink |
| UNPK | Unpack BCD |


| Register Direct |
| :--- | :--- |
| Address Register Direct |
| Address Register Direct |$\quad$| Dn |
| :--- |
| An |

Table A-8. MC68030 Instruction Set Summary

| Mnemonic |  |
| :--- | :--- |
| ABCD | Add Decimal with Extend |
| ADD | Add |
| ADDA | Add Address |
| ADDI | Add Immediate |
| ADDQ | Add Quick |
| ADDX | Add with Extend |
| AND | Logical AND |
| ANDI | Logical AND Immediate |
| ANDI to CCR | AND Immediate to Condition Code Register |
| ANDI to SR | AND Immediate to Status Register |
| ASL, ASR | Arithmetic Shift Left and Right |
| Bcc | Branch Conditionally |
| BCHG | Test Bit and Change |
| BCLR | Test Bit and Clear |
| BFCHG | Test Bit Field and Change |
| BFCLR | Test Bit Field and Clear |
| BFEXTS | Signed Bit Field Extract |
| BFEXTU | Unsigned Bit Field Extract |
| BFFFO | Bit Field Find First One |
| BFINS | Bit Field Insert |
| BFSET | Test Bit Field and Set |
| BFTST | Test Bit Field |
| BKPT | Breakpoint |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
| CAS | Compare and Swap Operands |
| CAS2 | Compare and Swap Dual Operands |
| CHK | Check Register Against Bound |
| CHK2 | Check Register Against Upper and Lower Bounds |
| CLR | Clear |
| CMP | Compare |
| CMPA | Compare Address |
| CMPI | Compare Immediate |
| CMPM | Compare Memory to Memory |


| cpDBcc | Test Coprocessor Condition, Decrement and Branch |
| :--- | :--- |
| cpGEN | Coprocessor General Function |
| cpRESTORE | Coprocessor Restore Function |
| cpSAVE | Coprocessor Save Function |
| cpScc | Set on Coprocessor Condition |
| cpTRAPcc | Trap on Coprocessor Condition |
| DBcc | Test Condition, Decrement and Branch |
| DIVS, DIVSL | Signed Divide |
| DIVU, DIVUL | Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to Status Register |
| EXG | Exchange Registers |
| EXT, EXTB | Sign Extend |
| ILLEGAL | Take Illegal Instruction Trap |
| JMP | Jump |
| JSR | Load Effective Address |
| LEA | Link and Allocate |
| LINK | Logical Shift Left and Right |
| LSL, LSR | Move |
| MOVE | Move Address |
| MOVEA | Move from Condition Code Register |
| MOVE from CCR | Move to Condition Code Register |
| MOVE to CCR | Move from Status Register |
| MOVE from SR | Move to Status Register |
| MOVE to SR | Logical Complement |
| MOVE USP | Move User Stack Pointer |
| MOVEC | Move Control Register |
| MOVEM | Move Multiple Registers |
| MOVEP | Move Peripheral |
| MOVEQ | Move Quick |
| MOVES | Move Alternate Address Space |
| MULS | Signed Multiply |
| MULU | Unsigned Multiply |
| NBCD | Negate Decimal with Extend |
| NEG | Negate with Extend |
| NEGX | Nop |
| NOT | Loration |


| NEGX | Negate with Extend |
| :--- | :--- |
| NOP | No Operation |
| NOT | Logical Complement |
| OR | Logical Inclusive-OR |
| ORI | Logical Inclusive-OR Immediate |
| ORI to CCR | Inclusive-OR Immediate to Condition Code Register |
| ORI to SR | Inclusive-OR Immediate to Status Register |
| PACK | Pack BCD |
| PEA | Push Effective Address |
| PFLUSH* | Invalidate Entries in the ATC |
| PFLUSHA* | Invalidate all Entries in the ATC |
| PLOAD* | Load an Entry into the ATC |
| PMOVE | Move PMMU Register |
| PTEST | Get Information about Logical Address |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Set Conditionally |
| STOP | Stop |
| SUB | Subtract |
| SUBA | Subtract Address |
| SUBI | Subtract Immediate |
| SUBQ | Subtract Quick |
| SUBX | Subtract with Extend |
| SWAP | Swap Register Words |
| TAS | Test Operand and Set |
| TRAP | Trap |
| TRAPcc | Trap Conditionally |
| TRAPV | Trap on Overflow |
| TST | Test Operand |
| UNLK | Unpack BCD |
| UNPK | Unink |

[^5]| Register Direct |
| :--- | :--- |
| Data Register Direct |
| Address Register Direct |$\quad$| Dn |
| :--- |
| An |

Table A-10 lists the instructions used with the MC68040 processor.

Table A-10. MC68040 Instruction Set

| Mnemonic |  |
| :--- | :--- |
| ABCD | Add Decimal with Extend |
| ADD | Add |
| ADDA | Add Address |
| ADDI | Add Immediate |
| ADDQ | Add Quick |
| ADDX | Add with Extend |
| AND | Logical AND |
| ANDI | Logical AND Immediate |
| ANDI to CCR | AND Immediate to Condition Code Register |
| ANDI to SR | AND Immediate to Status Register |
| ASL, ASR | Arithmetic Shift Left and Right |
| Bcc | Branch Conditionally |
| BCHG | Test Bit and Change |
| BCLR | Test Bit and Clear |
| BFCHG | Test Bit Field and Change |
| BFCLR | Test Bit Field and Clear |
| BFEXTS | Signed Bit Field Extract |
| BFEXTU | Unsigned Bit Field Extract |
| BFFFO | Bit Field Find First One |
| BFINS | Bit Field Insert |
| BFSET | Test Bit Field and Set |
| BFTST | Test Bit Field |
| BKPT | Breakpoint |
| BRA | Branch |
| BSET | Test Bit and Set |
| BSR | Branch to Subroutine |
| BTST | Test Bit |
| CAS | Compare and Swap Operands |
| CAS2 | Compare and Swap Dual Operands |
| CHK | Check Register Against Bound |
| CHK2 | Check Register Against Upper and Lower Bounds |
| CINV | Invalidate Cache Entries |
| CLR | Clear |
| CMP | Compare |
| CMPA | Compare Address |
|  |  |


| $0 \cdot$ |  |
| :---: | :---: |
| DBcc DIVS, DIVSL DIVU, DIVUL | Test Condition, Decrement and Branch Signed Divide Unsigned Divide |
| EOR | Logical Exclusive-OR |
| EORI | Logical Exclusive-OR Immediate |
| EORI to CCR | Exclusive-OR Immediate to Condition Code Register |
| EORI to SR | Exclusive-OR Immediate to Status Register |
| EXG | Exchange Registers |
| EXT, EXTB | Sign Extend |
| FABS ${ }^{1}$ | Floating-Point Absolute Value |
| FSABS, FDABS ${ }^{1}$ | Floating-Point Absolute Value (Single/Double Precision) |
| FACOS ${ }^{1,2}$ | Floating-Point Arc Cosine |
| FADD ${ }^{1}$ | Floating-Point Add |
| FSADD, FDADD ${ }^{1}$ | Floating-Point Add (Single/Double Precision) |
| FASIN ${ }^{1,2}$ | Floating-Point Arc Sine |
| FATAN ${ }^{1,2}$ | Floating-Point Arc Tangent |
| FATANH ${ }^{1,2}$ | Floating-Point Hyperbolic Arc Tangent |
| FBcc ${ }^{1}$ | Floating-Point Branch |
| FCMP ${ }^{1}$ | Floating-Point Compare |
| FCOS ${ }^{1,2}$ | Floating-Point Cosine |
| FCOSH ${ }^{1,2}$ | Floating-Point Hyperbolic Cosine |
| FDBcc ${ }^{1}$ | Floating-Point Decrement and Branch |
| FDIV ${ }^{1}$ | Floating-Point Divide |
| FSDIV, FDDIV ${ }^{1}$ | Floating-Point Divide (Single/Double Precision) |
| FETOX ${ }^{1,2}$ | Floating-Point $\mathrm{e}^{\mathrm{x}}$ |
| FETOXM1,2 ${ }^{1,2}$ | Floating-Point $\mathrm{e}^{\mathrm{x}}$ - 1 |
| FGETEXP ${ }^{1,2}$ | Floating-Point Get Exponent |
| FGETMAN ${ }^{1,2}$ | Floating-Point Get Mantissa |
| FINT ${ }^{1,2}$ | Floating-Point Integer Part |
| FINTRZ ${ }^{1,2}$ | Floating-Point Integer Part, Round-to-Zero |
| FLOG10 ${ }^{1,2}$ | Floating-Point $\log _{10}$ |
| FLOG2 ${ }^{1,2}$ | Floating-Point $\mathrm{Log}_{2}$ |
| FLOGN ${ }^{1,2}$ | Floating-Point $\mathrm{Log}_{\mathrm{e}}$ |
| FLOGNP1,2 | Floating-Point $\log _{e}(x+1)$ |
| FMOD ${ }^{1,2}$ | Floating-Point Modulo Remainder |
| FMOVE ${ }^{1}$ | Move Floating-Point Register |
| FSMOVE, FDMOVE ${ }^{1}$ | Move Floating-Point Register (Single/Double Precision) |
| FMOVECR ${ }^{1}$ | Move Constant ROM |
| FMOVEM ${ }^{1}$ | Move Multiple Floating-Point Registers |
| FMUL ${ }^{1}$ | Floating-Point Multiply |
| FSMUL, FDMUL ${ }^{1}$ | Floating-Point Multiply (Single/Double Precision) |


| FREM ${ }^{1,2}$ | IEEE Remainder |
| :---: | :---: |
| FRESTORE ${ }^{1}$ | Restore Floating-Point Internal State |
| FSAVE ${ }^{1}$ | Save Floating-Point Internal State |
| FSCALE ${ }^{1,2}$ | Floating-Point Scale Exponent |
| FScc ${ }^{1}$ | Floating-Point Set According to Condition |
| FSGLDIV ${ }^{1,2}$ | Single-Precision Divide |
| FSGLMUL ${ }^{1,2}$ | Single-Precision Multiply |
| FSIN ${ }^{1,2}$ | Sine |
| FSINCOS ${ }^{1,2}$ | Simultaneous Sine and Cosine |
| FSINH ${ }^{1,2}$ | Hyperbolic Sine |
| FSQRT ${ }^{1}$ | Floating-Point Square Root |
| FSSQRT, FDSQRT ${ }^{1}$ | Floating-Point Square Root (Single/Double Precision) |
| FSUB ${ }^{1}$ | Floating-Point Subtract |
| FSSUB, FDSUB ${ }^{1}$ | Floating-Point Subtract (Single/Double Precision) |
| FTAN ${ }^{1,2}$ | Tangent |
| FTANH ${ }^{1,2}$ | Hyperbolic Tangent |
| FTENTOX ${ }^{1,2}$ | Floating-Point $10^{\mathrm{x}}$ |
| FTRAPcc ${ }^{1,2}$ | Floating-Point Trap On Condition |
| $\mathrm{FTST}^{1}$ | Floating-Point Test |
| FTWOTOX ${ }^{1,2}$ | Floating-Point $2^{\text {x }}$ |
| ILLEGAL | Take Illegal Instruction Trap |
| JMP | Jump |
| JSR | Jump to Subroutine |
| LEA | Load Effective Address |
| LINK | Link and Allocate |
| LSL, LSR | Logical Shift Left and Right |
| MOVE | Move |
| MOVEA | Move Address |
| MOVE from CCR | Move from Condition Code Register |
| MOVE to CCR | Move to Condition Code Register |
| MOVE from SR | Move from Status Register |
| MOVE to SR | Move to Status Register |
| MOVE USP | Move User Stack Pointer |
| MOVEC | Move Control Register |
| MOVEM | Move Multiple Registers |
| MOVEP | Move Peripheral |
| MOVEQ | Move Quick |
| MOVES | Move Alternate Address Space |
| MOVE16 | 16-Byte Block Move |
| MULS | Signed Multiply |
| MULU | Unsigned Multiply |


| NOP | No Operation |
| :--- | :--- |
| NOT | Logical Complement |
| OR | Logical Inclusive-OR |
| ORI | Logical Inclusive-OR Immediate |
| ORI to CCR | Inclusive-OR Immediate to Condition Code Register |
| ORI to SR | Inclusive-OR Immediate to Status Register |
| PACK | Pack BCD |
| PEA | Push Effective Address |
| PFLUSH | Flush Entry(ies) in the ATCs |
| PFLUSHA | Flush all Entry(ies) in the ATCs |
| PTEST | Test a Logical Address |
| RESET | Reset External Devices |
| ROL, ROR | Rotate Left and Right |
| ROXL, ROXR | Rotate with Extend Left and Right |
| RTD | Return and Deallocate |
| RTE | Return from Exception |
| RTR | Return and Restore |
| RTS | Return from Subroutine |
| SBCD | Subtract Decimal with Extend |
| Scc | Set Conditionally |
| STOP | Stop |
| SUB | Subtract |
| SUBA | Subtract Address |
| SUBI | Subtract Immediate |
| SUBQ | Subtract Quick |
| SUBX | Subtract with Extend |
| SWAP | Swap Register Words |
| TAS | Test Operand and Set |
| TRAP | Trap |
| TRAPcc | Trap Conditionally |
| TRAPV | Trap on Overflow |
| TST | Test Operand |
| UNLK | Unlink |
| UNPK | Unpack BCD |

NOTES:

1. Not applicable to the MC68EC040 and MC68LC040.
2. These instructions are software supported.

| Adadessister Direct |
| :--- | :--- |
| Data Register Direct |
| Address Register Direct |$\quad$| Dn |
| :--- |
| An |

Table A-12. MC68881/MC68882 Instruction Set

| Mnemonic |  |
| :--- | :--- |
| FABS | Floating-Point Absolute Value |
| FACOS | Floating-Point Arc Cosine |
| FADD | Floating-Point Add |
| FASIN | Floating-Point Arc Sine |
| FATAN | Floating-Point Arc Tangent |
| FATANH | Floating-Point Hyperbolic Arc Tangent |
| FBcc | Floating-Point Branch |
| FCMP | Floating-Point Compare |
| FCOS | Floating-Point Cosine |
| FCOSH | Floating-Point Hyperbolic Cosine |
| FDBcc | Floating-Point Decrement and Branch |
| FDIV | Floating-Point Divide |
| FETOX | Floating-Point ex |
| FETOXM1 | Floating-Point ex - 1 |
| FGETEXP | Floating-Point Get Exponent |
| FGETMAN | Floating-Point Get Mantissa |
| FINT | Floating-Point Integer Part |
| FINTRZ | Floating-Point Integer Part, Round-to-Zero |
| FLOG10 | Floating-Point Log10 |
| FLOG2 | Floating-Point Log2 |
| FLOGN | Floating-Point Loge |
| FLOGNP1 | Floating-Point Loge (x + 1) |
| FMOD | Floating-Point Modulo Remainder |
| FMOVE | Move Floating-Point Register |
| FMOVECR | Hoperbolic Sine |
| FMOVEM | Move Constant ROM |
| FMUL | Move Multiple Floating-Point Registers |
| FNEG | Floating-Point Multiply |
| FNOP | Floating-Point Negate |
| FREM | Floating-Point No Operation |
| FREE Remainder |  |
| FRESTORE | Restore Floating-Point Internal State |
| FSAVE | Save Floating-Point Internal State |
| FSCALE | Floating-Point Scale Exponent |
| FScc | Single-Precision Divide |
| FSGLDIV | SSGLMUL |

FTANH
Hyperbolic Tangent
FTENTOX
FTRAPcc
FTST
FTWOTOX

Floating-Point 10x
Floating-Point Trap On Condition
Floating-Point Test
Floating-Point $2 x$

## A.5.2 MC68881/MC68882 Addressing Modes

The MC68881/MC68882 does not perform address calculations. When the floa coprocessor instructs the processor to transfer an operand via the coprocessor the processor performs the addressing mode calculation requested in the instruct

## A. 6 MC68851 COPROCESSORS

The following paragraphs provide information on the MC68851 instruction set and ing modes.

## A.6.1 MC68851 Instruction Set

Table A-13 lists the instructions used with the MC68851 coprocessor.

Table A-13. MC68851 Instruction Set

| Mnemonic | Description |
| :--- | :--- |
| PBcc | Branch on PMMU Condition |
| PDBcc | Test, Decrement, and Branch on PMMU Condition |
| PFLUSH | Flush Entry(ies) in the ATCs |
| PFLUSHA | Flush Entry(ies) in the ATCs |
| PFLUSHR | Flush Entry(ies) in the ATCs and RPT Entries |
| PFLUSHS | Flush Entry(ies) in the ATCs |
| PLOAD | Load an Entry into the ATC |
| PMOVE | Move PMMU Register |
| PRESTORE | PMMU Restore Function |
| PSAVE | PMMU Save Function |
| PScc | Set on PMMU Condition |
| PTEST | Test a Logical Address |
| PTRAPcc | Trap on PMMU Condition |
| PVALID | Validate a Pointer |

## A.6.2 MC68851 Addressing Modes

The MC68851 supports the same addressing modes as the MC68020 (see Table

## EXCEPTION PROCESSING REFERENCE

This appendix provides a quick reference for system programmers who are alreac with the stack frames. For more detail, please refer to the appropriate userOs ma

## B. 1 EXCEPTION VECTOR ASSIGNMENTS FOR THE M68000 FAM

Table B-1 lists all vector assignments up to and including the MC68040 and its de Many of these vector assignments are processor specific. For instance, vecto coprocessor protocol violation vector, only applies to the MC68020, MC6 MC68030, and MC68EC030. Refer to the appropriate user's manual to determ exception type is applicable to a specific processor.

| 2 | 008 | Access Fault |
| :---: | :---: | :---: |
| 3 | 00C | Address Error |
| 4 | 010 | Illegal Instruction |
| 5 | 014 | Integer Divide by Zero |
| 6 | 018 | CHK, CHK2 Instruction |
| 7 | 01C | FTRAPcc, TRAPcc, TRAPV Instructions |
| 8 | 020 | Privilege Violation |
| 9 | 024 | Trace |
| 10 | 028 | Line 1010 Emulator (Unimplemented A- Line Opcode) |
| 11 | 02C | Line 1111 Emulator (Unimplemented F-Line Opcode) |
| 12 | 030 | (Unassigned, Reserved) |
| 13 | 034 | Coprocessor Protocol Violation |
| 14 | 038 | Format Error |
| 15 | 03C | Uninitialized Interrupt |
| 16-23 | 040-05C | (Unassigned, Reserved) |
| 24 | 060 | Spurious Interrupt |
| 25 | 064 | Level 1 Interrupt Autovector |
| 26 | 068 | Level 2 Interrupt Autovector |
| 27 | 06C | Level 3 Interrupt Autovector |
| 28 | 070 | Level 4 Interrupt Autovector |
| 29 | 074 | Level 5 Interrupt Autovector |
| 30 | 078 | Level 6 Interrupt Autovector |
| 31 | 07C | Level 7 Interrupt Autovector |
| 32-47 | 080-0BC | TRAP \#0 D 15 Instruction Vectors |
| 48 | 0C0 | FP Branch or Set on Unordered Condition |
| 49 | 0 C 4 | FP Inexact Result |
| 50 | 0C8 | FP Divide by Zero |
| 51 | OCC | FP Underflow |
| 52 | 0D0 | FP Operand Error |
| 53 | 0D4 | FP Overflow |
| 54 | 0D8 | FP Signaling NAN |
| 55 | ODC | FP Unimplemented Data Type (Defined for MC68040) |
| 56 | 0E0 | MMU Configuration Error |
| 57 | 0E4 | MMU Illegal Operation Error |
| 58 | 0E8 | MMU Access Level Violation Error |
| 59-63 | 0ECD0FC | (Unassigned, Reserved) |
| 64-255 | 100D3FC | User Defined Vectors (192) |



Figure B-1. MC68000 Group 1 and 2 Exception Stack Frame


R/W (READ/WRITE): WRITE = 0 , READ $=1 . \mathrm{I} / \mathrm{N}$ (INSTRUCTION/NOT): INSTRUCTION = 0, NOT $=1$.

Figure B-2. MC68000 Bus or Address Error Exception Stack Frame


Figure B-3. Four-Word Stack Frame, Format \$0

| 15 |  |  | 0 |
| :---: | :---: | :---: | :---: |
| $\mathrm{SP} \longrightarrow$ | STATUS REGISTER |  |  |
| +\$02 | PROGRAM COUNTER |  |  |
| +\$06 | 0001 | VECTOR OF |  |

Figure B-4. Throwaway Four-Word Stack Frame, Format \$1

Figure B-5. Six-Word Stack Frame, Format \$2


Figure B-6. MC68040 Floating-Point Post-Instruction Stack Frame, Forma


Figure B-7. MC68EC040 and MC68LC040 Floating-Point Unimplemented Frame, Format \$4


Figure B-8. MC68040 Access Error Stack Frame, Format \$7

| +\$0C | FAULT ADDRESS HIGH |
| :---: | :---: |
|  | FAULT ADDRESS LOW |
|  | UNUSED, RESERVED |
| +\$10 | DATA OUTPUT BUFFER |
|  | UNUSED, RESERVED |
| +\$14 | DATA INPUT BUFFER |
| +\$16 | UNUSED, RESERVED |
| +\$18 | INSTRUCTION OUTPUT BUFFER |
| \$1A | \|VERSION| |
| +\$50 | \|NUMBER| |
|  | INTERNAL INFORMATION, 16 WORDS |

NOTE: The stack pointer decrements by 29 words, although only 26 words of information actually write to memory. Motorola reserves the three additional words for future use.

Figure B-9. MC68010 Bus and Address Error Stack Frame, Format \$8


Figure B-10. MC68020 Bus and MC68030 Coprocessor Mid-Instruction Stack Format \$9


Figure B-11. MC68020 and MC68030 Short Bus Cycle Stack Frame, Form


Figure B-12. MC68020 and MC68030 Long Bus Cycle Stack Frame, Forme


Figure B-13. CPU32 Bus Error for Prefetches and Operands Stack Frame, Fo


## Figure B-14. CPU32 Bus Error on MOVEM Operand Stack Frame, Form:



Figure B-15. CPU32 Four- and Six-Word Bus Error Stack Frame, Forma

| 31 | 15 |  |
| :---: | :---: | :---: |
| $\$ 00$ | (UNDEFINED) | 7 |

Figure B-16. MC68881/MC68882 and MC68040 Null Stack Frame


Figure B-17. MC68881 Idle Stack Frame


Figure B-18. MC68881 Busy Stack Frame


Figure B-19. MC68882 Idle Stack Frame


Figure B-20. MC68882 Busy Stack Frame

|  | 2423 |  | 16 |
| :---: | :---: | :---: | :---: |
| \$00 | VERSION \$41 | \$00 |  |

Figure B-21. MC68040 Idle Stack Fram


Figure B-22. MC68040 Unimplimented Instruc


## S-RECORD OUTPUT FORMAT

The S-record format for output modules is for encoding programs or data files in a format for transportation between computer systems. The transportation proces visually monitored, and the S -records can be easily edited.

## C. 1 S-RECORD CONTENT

Visually, S-records are essentially character strings made of several fields that id record type, record length, memory address, code/data, and checksum. Each byte data encodes as a two- character hexadecimal number: the first character repre high- order four bits, and the second character represents the low-order four bits o Figure C-1 illustrates the five fields that comprise an S-record. Table C-1 lists the tion of each S- record field.

| TYPE | RECORD LENGTH | ADDRESS | CODE/DATA | CHECK |
| :---: | :---: | :---: | :---: | :---: |

Figure C-1. Five Fields of an S-Record

## Table C-1. Field Composition of an S-Record

| Field | Printable <br> Characters | Contents |
| :--- | :---: | :--- |
| Type | 2 | S-record type-S0, S1, etc. |
| Record Length | 2 | The count of the character pairs in the record, excluding the ty <br> and record length. |
| Address | 4,6, or 8 | The 2-, 3-, or 4-byte address at which the data field is to be loac <br> into memory. |
| Code/Data | $0-2 n$ | From 0 to n bytes of executable code, memory loadable data, <br> descriptive information. For compatibility with teletypewriters, <br> some programs may limit the number of bytes to as few as 28 <br> printable characters in the S-record). |
| Checksum | 2 | The least significant byte of the one's complement of the sum <br> the values represented by the pairs of characters making up th <br> record length, address, and the code/data fields. |

There are eight types of S-records to accommodate the encoding, transportati decoding functions. The various Motorola record transportation control progra upload, download, etc.), cross assemblers, linkers, and other file creating or debuge grams, only utilize S-records serving the programOs purpose. For more information port of specific S -records, refer to the userOs manual for that program.

An S-record format module may contain S-records of the following types:
S0 - The header record for each block of S-records. The code/data field $n$ tain any descriptive information identifying the following block of S Under VERSAdos, the resident linkerOs IDENT command can be use ignate module name, version number, revision number, and descripti mation that will make up the header record. The address field is normall
S1 - A record containing code/data and the 2-byte address at which the co is to reside.
S2 - A record containing code/data and the 3-byte address at which the cd is to reside.
S3 - A record containing code/data and the 4 -byte address at which the c is to reside.
S5 - A record containing the number of S1, S2, and S3 records transmitted ticular block. This count appears in the address field. There is no cc field.
S7 - A termination record for a block of S3 records. The address field may o contain the 4-byte address of the instruction to which control is to be There is no code/data field.
S8 - A termination record for a block of S2 records. The address field may o contain the 3-byte address of the instruction to which control is to be There is no code/data field.
S9 - A termination record for a block of S1 records. The address field may o contain the 2-byte address of the instruction to which control is to be Under VERSAdos, the resident linkerOs ENTRY command can be specify this address. If this address is not specified, the first entry poii fication encountered in the object module input will be used. There is data field.

Each block of S-records uses only one termination record. S7 and S8 records are or when control is to be passed to a 3 - or 4-byte address; otherwise, an $\mathrm{S9}$ is used f nation. Normally, there is only one header record, although it is possible for multiple records to occur.

Programs are available for downloading or uploading a file in S- record format fro system to an 8- or 16-bit microprocessor- based system. A typical S-record-forma is printed or displayed as follows:

```
S00600004844521B
S1130000285F245F2212226A000424290008237C2A
S11300100002000800082629001853812341001813
S113002041E900084E42234300182342000824A952
S107003000144ED492
S9030000FC
```

The module has an S0 record, four S1 records, and an S9 record. The following pairs comprise the S-record-format module.

S0 Record:
S0 - S-record type S0, indicating that it is a header record.
06 - Hexadecimal 06 (decimal 6), indicating that six character pairs (or AS follow.
0000-A 4-character, 2-byte address field; zeros in this example.
48 - ASCII H
44 - ASCIID
52 - ASCII R
1B - The checksum.
First S1 Record:
S1 - S-record type S1, indicating that it is a code/data record to be loaded/ a 2-byte address.
13 - Hexadecimal 13 (decimal 19), indicating that 19 character pairs, rep 19 bytes of binary data, follow.
0000-A 4-character, 2-byte address field (hexadecimal address 0000) where the data that follows is to be loaded.

| 285 F | MOVE.L | (A7) +, A4 |
| :---: | :--- | :--- |
| 245 F | MOVE.L | (A7) +, A2 |
| 2212 | MOVE.L | (A2), D1 |
| 226 A0004 | MOVE.L | 4(A2), A1 |
| 24290008 | MOVE.L | FUNCTION(A1), D2 |
| 237 C | MOVE.L | \#FORCEFUNC, FUNCTION(A1) |

The rest of this code continues in the remaining S1 recordOs code/data fields and memory location 0010, etc.

2 A - The checksum of the first S1 record.
The second and third S1 records also contain hexadecimal 13 (decimal 19) charac and end with checksums 13 and 52, respectively. The fourth S1 record contains 07 ter pairs and has a checksum of 92.

## S9 Record:

S9 - S-record type S9, indicating that it is a termination record.
03 - Hexadecimal 03, indicating that three character pairs (3 bytes) follow.
0000-The address field, zeros.
FC - The checksum of the S9 record.
Each printable character in an S-record encodes in hexadecimal (ASCII in this e representation of the binary bits that transmit. Figure C-2 illustrates the sending of S1 record. Table C-2 lists the ASCII code for S-records.


Figure C-2. Transmission of an S1 Record

| 1 | SOH | DC1 | $!$ | 1 | A | Q | a | q |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | STX | DC2 | " | 2 | B | R | b | r |
| 3 | ETX | DC3 | \# | 3 | C | S | c | s |
| 4 | EOT | DC4 | \$ | 4 | D | T | d | t |
| 5 | ENQ | NAK | \% | 5 | E | U | e | u |
| 6 | ACK | SYN | \& | 6 | F | V | f | v |
| 7 | BEL | ETB | , | 7 | G | W | g | w |
| 8 | BS | CAN | $($ | 8 | H | X | h | x |
| 9 | HT | EM | ) | 9 | I | Y | i | y |
| A | LF | SUB | * | : | J | Z | j | z |
| B | VT | ESC | + | ; | K | [ | k | \{ |
| C | FF | FS | , | < | L | 1 | I | \| |
| D | CR | GS | - | = | M | ] | m | \} |
| E | SO | RS | . | > | N | $\wedge$ | n | $\sim$ |
| F | SI | US | 1 | ? | 0 | - | 0 | DEL |

## (M) <br> MOTOROLA

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

## Customer Focus Center: 1-800-521-6274

Mfax ${ }^{\text {Tw }: ~ R M F A X 0 @ e m a i l . s p s . m o t . c o m ~-~ T O U C H T O N E ~ 602-244-6609 ~}$
Motorola Fax Back System

JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141, 4-32-1, Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for CPU - Central Processing Units category:
Click to view products by Freescale manufacturer:
Other Similar products are found below :
AT80612003090AAS LBWJ B4860NSE7QUMD NPIXP2855AB-S-LA88 IVPX7225-RTM-1 96MPI5-2.9-6M10T 2SC4646D-AN
SMBV1061LT1G 2SC4646E-AN 2SJ268-DL-E CP80617003981AHS LBTQ MATXM-CORE-411-HTSNK TEC0193BPF TND516SS-TL-E BGSF 1717MN26 E6327 D8086-2 LF80538GF0282M-S-L8VY CM8063401293902S R1A4 CM8063501521302S R1B8

CM8066201919901 SR2L0 CM8066201928505 SR2HT CPH5855-TL-E CM8063501293200S R1A0 AV8063801129600S R10F EMS36-02-2H-MDT EMM04-MDT NG80386DX33 NHIXP432AC NK80530MZ866256S-L7XH P1021NXE2HFB R0K5ML001SS00BR LC87F2608A LC87FBK08A PRIXP425BC PRIXP423BB CM8066201921712S R2LF CM8064601467102S R152 CM8063501375800S R1AX CM8063501293506S R1A2 CM8063401293802S R1A3 CM8062107185405S R0KM LC87F0G08A CM8067702867061S R374 PB8SMB COMX-300-HSP RTM-ATCA-7360 96MPI7-3.4-8M11T CM8066002023801S R2J1 96MPP-2.3-3M10T 96MPI7-3.4-8M11T1 96MPXE-2.0-15M20T


[^0]:    *. CAS2 cannot use byte operands.

[^1]:    NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

[^2]:    NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

[^3]:    *Only if the source register is the floating-point instruction address register.

[^4]:    NOTE: If the source operand is a NAN, refer to 1.6.5 Not-A-Numbers for more information.

[^5]:    *Not applicable to the MC68EC030

