

# **Freescale Semiconductor**

Data Sheet: Technical Data

Document Number: MCIMX31C Rev. 4.3, 2/2010



# MCIMX31C and MCIMX31LC



Package Information Plastic Package Case 1931 19 x 19 mm, 0.8 mm Pitch

Ordering Information See Table 1 on page 3 for ordering information.

# MCIMX31C and MCIMX31LC

Multimedia Applications Processors for Industrial and Automotive Products

# 1 Introduction

The MCIMX31C and MCIMX31LC multimedia applications processors represent the next step in low-power, high-performance application processors. Unless otherwise specified, the material in this data sheet is applicable to both the MCIMX31C and MCIMX31LC processors and referred to singularly throughout this document as MCIMX31C. The MCIMX31LC does not include a graphics processing unit (GPU).

Based on an ARM11<sup>TM</sup> microprocessor core, the MCIMX31C provides the performance with low power consumption required by modern digital devices such as:

- Automotive infotainment and navigation
- Industrial control (human interface)

The MCIMX31C takes advantage of the ARM1136JF-S<sup>™</sup> core running at 400 MHz, and is optimized for minimal power consumption using the most advanced techniques for power saving (DVFS, power gating, clock gating). With 90 nm technology and dual-Vt transistors (two threshold voltages), the

### Contents

Introduction
Functional Description and Application Information 4 ARM11 Microprocessor Core
Module Inventory6
Signal Descriptions
Electrical Characteristics
Chip-Level Conditions9
Supply Power-Up/Power-Down Requirements and
Restrictions
Module-Level Electrical Specifications 16
Package Information and Pinout
MAPBGA Production Package 473 19 x 19 mm,
0.8 mm Pitch
Product Documentation
Revision History



This document contains information on a new product. Specifications and information herein are subject to change without notice.

© Freescale Semiconductor, Inc., 2005–2010. All rights reserved.





Introduction

MCIMX31C provides the optimal performance versus leakage current balance.

The performance of the MCIMX31C is boosted by a multi-level cache system, and features peripheral devices such as an MPEG-4 Hardware Encoder (VGA, 30 fps), an Autonomous Image Processing Unit, a Vector Floating Point (VFP11) co-processor, and a RISC-based SDMA controller.

The MCIMX31C supports connections to various types of external memories, such as DDR, NAND Flash, NOR Flash, SDRAM, and SRAM. The MCIMX31C can be connected to a variety of external devices using technology, such as high-speed USB2.0 OTG, ATA, MMC/SDIO, and compact flash.

# 1.1 Features

The MCIMX31C is designed for automotive and industrial markets where extended operating temperature is required. They provide low-power solutions for high-performance demanding multimedia and graphics applications.

The MCIMX31C is built around the ARM11 MCU core and implemented in the 90 nm technology.

The systems include the following features:

- Multimedia and floating-point hardware acceleration supporting:
  - MPEG-4 real-time encode of up to VGA at 30 fps
  - MPEG-4 real-time video post-processing of up to VGA at 30 fps
  - Video conference call of up to QCIF-30 fps (decoder in software), 128 kbps
  - Video streaming (playback) of up to VGA-30 fps, 384 kbps
  - 3D graphics and other applications acceleration with the ARM<sup>®</sup> tightly-coupled Vector Floating Point co-processor
  - On-the-fly video processing that reduces system memory load (for example, the power-efficient viewfinder application with no involvement of either the memory system or the ARM CPU)
- Advanced power management
  - Dynamic voltage and frequency scaling
  - Multiple clock and power domains
  - Independent gating of power domains
- Multiple communication and expansion ports including a fast parallel interface to an external graphic accelerator (supporting major graphic accelerator vendors)
- Security



# 1.2 Ordering Information

Table 1 provides the ordering information for the MCIMX31C.

Part Number	Silicon Revision	Operating Temperature Range (°C)	Package <sup>2</sup>
MCIMX31CVMN4C!	2.0	-40 to 85	
MCIMX31LCVMN4C!	2.0	-40 to 85	
MCIMX31CVMN4D!	2.0.1	-40 to 85	19 x 19 mm,
MCIMX31LCVMN4D!	2.0.1	-40 to 85	0.8 mm pitch,
MCIMX31CJMN4C	2.0.1	-40 to 85	Case 1931
MCIMX31LCJMN4D	2.0.1	-40 to 85	
MCIMX31CJMN4D	2.0.1	-40 to 85	

Table 1. MCIMX31C and MCIMX31LC Ordering Information<sup>1</sup>

<sup>1</sup> Because of an order from the United States International Trade Commission, BGA-packaged product lines and part numbers indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010: Indicated by the Icon (!)

<sup>2</sup> Case 1931 is RoHS compliant, lead-free, MSL = 3.

# **1.2.1** Feature Differences Between TO2.0 and TO 2.0.1

The following is a summary of the differences between silicon Revision 2.0 and Revision 2.0.1:

• Revision 2.0.1 - iROM updated to support boot from USB HS and SD/MMC.



Functional Description and Application Information

# 1.3 Block Diagram

Figure 1 shows the MCIMX31C simplified interface block diagram.




Figure 1. MCIMX31C Simplified Interface Block Diagram

# 2 Functional Description and Application Information

# 2.1 ARM11 Microprocessor Core

The CPU of the MCIMX31C is the ARM1136JF-S core based on the ARM v6 architecture. It supports the ARM Thumb<sup>®</sup> instruction sets, features Jazelle<sup>®</sup> technology (which enables direct execution of Java byte codes), and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers.

The ARM1136JF-S processor core features:

- Integer unit with integral EmbeddedICE<sup>TM</sup> logic
- Eight-stage pipeline
- Branch prediction with return stack
- Low-interrupt latency



- Instruction and data memory management units (MMUs), managed using micro TLB structures backed by a unified main TLB
- Instruction and data L1 caches, including a non-blocking data cache with Hit-Under-Miss
- Virtually indexed/physically addressed L1 caches
- 64-bit interface to both L1 caches
- Write buffer (bypassable)
- High-speed Advanced Micro Bus Architecture (AMBA)<sup>TM</sup> L2 interface
- Vector Floating Point co-processor (VFP) for 3D graphics and other floating-point applications hardware acceleration
- $ETM^{TM}$  and JTAG-based debug support

### 2.1.1 Memory System

The ARM1136JF-S complex includes 16 KB Instruction and 16 KB Data L1 caches. It connects to the MCIMX31C L2 unified cache through 64-bit instruction (read-only), 64-bit data read/write (bi-directional), and 64-bit data write interfaces.

The embedded 16K SRAM can be used for audio streaming data to avoid external memory accesses for the low-power audio playback, for security, or for other applications. There is also a 32-KB ROM for bootstrap code and other frequently-used code and data.

A ROM patch module provides the ability to patch the internal ROM. It can also initiate an external boot by overriding the boot reset sequence by a jump to a configurable address.

Table 2 shows information about the MCIMX31C core in tabular form.

Core	Core	Brief Description	Integrated Memory
Acronym	Name		Includes
ARM11 or ARM1136	ARM1136 Platform	The ARM1136 <sup>™</sup> Platform consists of the ARM1136JF-S core, the ETM real-time debug modules, a 6 x 5 multi-layer AHB crossbar switch (MAX), and a Vector Floating Processor (VFP). The MCIMX31C provides a high-performance ARM11 microprocessor core and highly integrated system functions. The ARM Application Processor (AP) and other subsystems address the needs of the personal, wireless, and portable product market with integrated peripherals, advanced processor core, and power management capabilities.	<ul> <li>16 Kbyte Instruction Cache</li> <li>16 Kbyte Data Cache</li> <li>128 Kbyte L2 Cache</li> <li>32 Kbyte ROM</li> <li>16 Kbyte RAM</li> </ul>

### Table 2. MCIMX31C Core



**Functional Description and Application Information** 

# 2.2 Module Inventory

Table 3 shows an alphabetical listing of the modules in the multimedia applications processor. For extended descriptions of the modules, see the reference manual. A cross-reference is provided to the electrical specifications and timing information for each module with external signal connections.

Block Mnemonic	Block Name	Functional Grouping	Brief Description		
1-Wire®	1-Wire Interface	Connectivity Peripheral	The 1-Wire module provides bi-directional communication between the ARM11 core and external 1-Wire devices.	4.3.4/20	
ATA	Advanced Technology (AT) Attachment	Connectivity Peripheral	The ATA block is an AT attachment host interface. It is designed to interface with IDE hard disc drives and ATAPI optical disc drives.		
AUDMUX	Digital Audio Multiplexer	Multimedia Peripheral	The AUDMUX interconnections allow multiple, simultaneous audio/voice/data flows between the ports in point-to-point or point-to-multipoint configurations.	4.3.6/30	
CAMP	Clock Amplifier Module	Clock	The CAMP converts a square wave/sinusoidal input into a rail-to-rail square wave. The output of CAMP feeds the predivider.	4.3.3/19	
ССМ	Clock Control Module	Clock	The CCM provides clock, reset, and power management control for the MCIMX31C.	—	
CSPI	Configurable Serial Peripheral Interface (x 3)	Connectivity Peripheral	The CSPI is equipped with data FIFOs and is a master/slave configurable serial peripheral interface module, capable of interfacing to both SPI master and slave devices.		
DPLL	Digital Phase Lock Loop	Clock	The DPLLs produce high-frequency on-chip clocks with low frequency and phase jitters. Note: External clock sources provide the reference frequencies.		
ECT	Embedded Cross Trigger	Debug	The ECT is composed of three CTIs (Cross Trigger Interface) and one CTM (Cross Trigger Matrix—key in the multi-core and multi-peripheral debug strategy.		
EMI	External Memory Interface	Memory Interface (EMI)	The EMI includes • Multi-Master Memory Interface (M3IF) • Enhanced SDRAM Controller (ESDCTL) • NAND Flash Controller (NFC) • Wireless External Interface Module (WEIM)		
EPIT	Enhanced Periodic Interrupt Timer	Timer Peripheral	The EPIT is a 32-bit "set and forget" timer which starts counting after the EPIT is enabled by software. It is capable of providing precise interrupts at regular intervals with minimal processor intervention.		
ETM	Embedded Trace Macrocell	Debug/Trace	<ul> <li>The ETM (from ARM, Ltd.) supports real-time instruction and data tracing by way of ETM auxiliary I/O port.</li> </ul>		
FIR	Fast InfraRed Interface	Connectivity Peripheral	This FIR is capable of establishing a 0.576 Mbit/s, 1.152 Mbit/s or 4 Mbit/s half duplex link via a LED and IR detector. It supports 0.576 Mbit/s, 1.152 Mbit/s medium infrared (MIR) physical layer protocol and 4Mbit/s fast infrared (FIR) physical layer protocol defined by IrDA, version 1.4.		




\_\_\_\_\_

Block Mnemonic	Block Name Brief Description		Section/ Page	
Fusebox	Fusebox	ROM	The Fusebox is a ROM that is factory configured by Freescale.	
GPIO	General Purpose I/O Module	Pins	The GPIO provides several groups of 32-bit bidirectional, general purpose I/O. This peripheral provides dedicated general-purpose signals that can be configured as either inputs or outputs.	
GPT	General Purpose Timer	Timer Peripheral	The GPT is a multipurpose module used to measure intervals or generate periodic output.	_
GPU	Graphics Processing Unit	Multimedia Peripheral	The GPU provides hardware acceleration for 2D and 3D graphics algorithms.	—
l <sup>2</sup> C	Inter IC Communication	Connectivity Peripheral	The I <sup>2</sup> C provides serial interface for controlling the Sensor Interface and other external devices. Data rates of up to 100 Kbits/s are supported.	4.3.13/50
IIM	IC Identification Module	ID	The IIM provides an interface for reading device identification.	—
IPU	Image Processing Unit	Multimedia Peripheral	The IPU processes video and graphics functions in the MCIMX31C and interfaces to video, still image sensors, and displays.	4.3.14/51, 4.3.15/53
KPP	Keypad Port	Connectivity Peripheral	The KPP is used for keypad matrix scanning or as a general purpose I/O. This peripheral simplifies the software task of scanning a keypad matrix.	_
MPEG-4	MPEG-4 Video Encoder	Multimedia Peripherals	The MPEG-4 encoder accelerates video compression, following the MPEG-4 standard	—
MSHC	Memory Stick Host Controller	Connectivity Peripheral	The MSHC is placed in between the AIPS and the customer memory stick to support data transfer from the MCIMX31C to the customer memory stick.	4.3.16/78
PADIO	Pads I/O	Buffers and Drivers	The PADIO serves as the interface between the internal modules and the device's external connections.	4.3.1/16
PCMCIA	РСМ	Connectivity Peripheral	The PCMCIA Host Adapter provides the control logic for PCMCIA socket interfaces.	4.3.17/80
PWM	Pulse-Width Modulator	Timer Peripheral	The PWM has a 16-bit counter and is optimized to generate sound from stored sample audio images. It can also generate tones.	4.3.18/82
RNGA	Random Number Generator Accelerator	Security	The RNGA module is a digital integrated circuit capable of generating 32-bit random numbers. It is designed to comply with FIPS-140 standards for randomness and non-determinism.	
RTC	Real Time Clock	Timer Peripheral	The RTC module provides a current stamp of seconds, minutes, hours, and days. Alarm and timer functions are also available for programming. The RTC supports dates from the year 1980 to 2050.	_
RTIC	Run-Time Integrity Checkers	Security	The RTIC ensures the integrity of the peripheral memory contents and assists with boot authentication.	_



### **Functional Description and Application Information**

Block Mnemonic	Block Name Brief Description		Brief Description	Section/ Page
SCC	Security Controller Module	Security	The SCC is a hardware component composed of two blocks—the Secure RAM module, and the Security Monitor. The Secure RAM provides a way of securely storing sensitive information.	
SDHC	Secured Digital Host Controller	Connectivity Peripheral	The SDHC controls the MMC (MultiMediaCard), SD (Secure Digital) memory, and I/O cards by sending commands to cards and performing data accesses to and from the cards.	4.3.19/83
SDMA	Smart Direct Memory Access	System Control Peripheral	The SDMA controller maximizes the system's performance by relieving the ARM core of the task of bulk data transfer from memory to memory or between memory and on-chip peripherals.	
SIM	Subscriber Identification Module	Connectivity Peripheral	The SIM interfaces to an external Subscriber Identification Card. It is an asynchronous serial interface adapted for Smart Card communication for e-commerce applications.	
SJC	Secure JTAG Controller	Debug	The SJC provides debug and test control with maximum security and provides a flexible architecture for future derivatives or future multi-cores architecture.	
SSI	Synchronous Serial Interface	Multimedia Peripheral	The SSI is a full-duplex, serial port that allows the device to communicate with a variety of serial devices, such as standard codecs, Digital Signal Processors (DSPs), microprocessors, peripherals, and popular industry audio codecs that implement the inter-IC sound bus standard (I2S) and Intel AC97 standard.	
UART	Universal Asynchronous Receiver/Trans mitter	Connectivity Peripheral	The UART provides serial communication capability with external devices through an RS-232 cable or through use of external circuitry that converts infrared signals to electrical signals (for reception) or transforms electrical signals to signals that drive an infrared LED (for transmission) to provide low speed IrDA compatibility.	_
USB	Universal Serial Bus— 2 Host Controllers and 1 OTG (On-The-Go)	Connectivity Peripherals	<ul> <li>USB Host 1 is designed to support transceiverless connection to the on-board peripherals in Low Speed and Full Speed mode, and connection to the ULPI (UTMI+ Low-Pin Count) and Legacy Full Speed transceivers.</li> <li>USB Host 2 is designed to support transceiverless connection to the Cellular Modem Baseband Processor.</li> <li>The USB-OTG controller offers HS/FS/LS capabilities in Host mode and HS/FS in device mode. In Host mode, the controller supports direct connection of a FS/LS device (without external hub). In device (bypass) mode, the OTG port functions as gateway between the Host 1 Port and the OTG transceiver.</li> </ul>	
WDOG	Watchdog Timer Module	Timer Peripheral	The WDOG module protects against system failures by providing a method for the system to recover from unexpected events or programming errors.	





# **3** Signal Descriptions

Signal descriptions are in the reference manual. Special signal considerations are listed following this paragraph. The BGA ball assignment is in Section 5, "Package Information and Pinout," on page 99.

Special Signal Considerations:

### • Tamper detect (GPIO1\_6)

Tamper detect logic is used to issue a security violation. This logic is activated if the tamper detect input is asserted.

The tamper detect logic is disabled after reset. After enabling the logic, it is impossible to disable it until the next reset. The GPR[16] bit functions as the tamper detect enable bit.

GPIO1\_6 functions similarly to other I/O with GPIO capabilities regardless of the status of the tamper detect enable bit. (For example, the GPIO1\_6 can function as an input with GPIO capabilities, such as sampling through PSR or generating interrupts.)

### • Power ready (GPIO1\_5)

The power ready input, GPIO1\_5, should be connected to an external power management IC power ready output signal. If not used, GPIO1\_5 must either be (a) externally pulled-up to NVCC1 or (b) a no connect, internally pulled-up by enabling the on-chip pull-up resistor. GPIO1\_5 is a dedicated input and cannot be used as a general-purpose input/output.

### • SJC\_MOD

SJC\_MOD must be externally connected to GND for normal operation. Termination to GND through an external pull-down resistor (such as 1 k $\Omega$ ) is allowed, but the value should be much smaller than the on-chip 100 k $\Omega$  pull-up.

### • CE\_CONTROL

CE\_CONTROL is a reserved input and must be externally tied to GND through a 1 k $\Omega$  resistor.

### • M\_REQUEST and M\_GRANT

These two signals are not utilized internally. The user should make no connection to these signals.

### • Clock Source Select (CLKSS)

The CLKSS is the input that selects the default reference clock source providing input to the DPLL. To select CKIH, tie CLKSS to NVCC1. To select CKIL, tie CLKSS to ground. After initialization, the reference clock source can be changed (initial setting is overwritten) by programming the PRCS bits in the CCMR.

# 4 Electrical Characteristics

This section provides the device-level and module-level electrical characteristics for the MCIMX31C.

# 4.1 Chip-Level Conditions

This section provides the device-level electrical characteristics for the IC. See Table 4 for a quick reference to the individual tables and sections.



For these characteristics,	Topic appears
Table 5, "Absolute Maximum Ratings"	on page 10
Table 6, "Thermal Resistance Data—19 $\times$ 19 mm Package"	on page 10
Table 7, "Operating Ranges"	on page 12
Table 8, "Specific Operating Ranges for Silicon Revision 2.0 and 2.0.1"	on page 12
Table 9, "Interface Frequency"	on page 13
Section 4.1.1, "Supply Current Specifications"	on page 14
Section 4.2, "Supply Power-Up/Power-Down Requirements and Restrictions"	on page 15

### Table 4. MCIMX31C Chip-Level Conditions

### CAUTION

Stresses beyond those listed under Table 5, "Absolute Maximum Ratings," on page 10 may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Table 7, "Operating Ranges," on page 12 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Parameter	Symbol	Min	Мах	Units
Supply Voltage (Core)	QVCC <sub>max</sub>	-0.5	1.47	V
Supply Voltage (I/O)	NVCC <sub>max</sub>	-0.5	3.1	V
Input Voltage Range	V <sub>Imax</sub>	-0.5	NVCC +0.3	V
Storage Temperature	T <sub>storage</sub>	-40	125	°C
ESD Damage Immunity:				
Human Body Model (HBM)	V	—	H1C <sup>1</sup>	V
Machine Model (MM)	V <sub>esd</sub>	—	200	V
Charge Device Model (CDM)		—	C2 <sup>2</sup>	
Offset voltage allowed in run mode between core supplies.	V <sub>core_offset</sub> <sup>3</sup>	_	15	mV

### Table 5. Absolute Maximum Ratings

<sup>1</sup> HBM ESD classification level according to the AEC-Q100-002-Rev-D standard.

<sup>2</sup> Integrated circuit CDM ESD classification level according to the AEC-Q100-011-Rev-B standard.

<sup>3</sup> The offset is the difference between all core voltage pair combinations of QVCC, QVCC1, and QVCC4.

Table 6 provides the thermal resistance data for the  $19 \times 19$  mm, 0.8 mm pitch package.

### Table 6. Thermal Resistance Data—19 imes 19 mm Package

Rating	Board	Symbol	Value	Unit	Notes
Junction to Ambient (natural convection)	Single layer board (1s)	$R_{ hetaJA}$	46	°C/W	1, 2, 3
Junction to Ambient (natural convection)	Four layer board (2s2p)	$R_{ hetaJA}$	29	°C/W	1, 2, 3
Junction to Ambient (@200 ft/min)	Single layer board (1s)	$R_{ extsf{ heta}JMA}$	38	°C/W	1, 2, 3



Rating	Board	Symbol	Value	Unit	Notes
Junction to Ambient (@200 ft/min)	Four layer board (2s2p)	R <sub>θJMA</sub>	25	°C/W	1, 2, 3
Junction to Board	—	$R_{ extsf{ heta}JB}$	19	°C/W	1, 3
Junction to Case (Top)	_	R <sub>θJCtop</sub>	10	°C/W	1, 4
Junction to Package Top (natural convection)	_	$\Psi_{JT}$	2	°C/W	1, 5

#### Table 6. Thermal Resistance Data—19 $\times$ 19 mm Package (continued)

### NOTES

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Junction-to-Ambient Thermal Resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- 3. Junction-to-Board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- 4. Junction-to-Case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
- 5. Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JT.



Table 7 provides the operating ranges.

### NOTE

The term NVCC in this section refers to the associated supply rail of an input or output. The association is shown in the Signal Multiplexing chapter of the reference manual.

### CAUTION

NVCC6 and NVCC9 must be at the same voltage potential. These supplies are connected together on-chip to optimize ESD damage immunity.

Symbol	Parameter	Min	Max	Units
QVCC,	Core Operating Voltage <sup>1,2</sup>			
QVCC1,	$0 \le f_{ARM} \le 400 \text{ MHz}$	1.22	1.47	V
QVCC4	State Retention Voltage <sup>3</sup>	0.95	_	
NVCC1, NVCC3–10	I/O Supply Voltage, except DDR <sup>4</sup>	1.75	3.1	V
NVCC2, NVCC21, NVCC22	I/O Supply Voltage, DDR only	1.75	1.95	V
FVCC, MVCC, SVCC, UVCC	PLL (Phase-Locked Loop) and FPM (Frequency Pre-multiplier) Supply Voltage <sup>5</sup>	1.3	1.47	V
IOQVDD	On-device Level Shifter Supply Voltage	1.6	1.9	V
FUSE VDD	Fusebox read Supply Voltage <sup>6</sup>		_	V
FUSE_VDD	Fusebox write (program) Supply Voltage <sup>7</sup>	3.0	3.3	V
T <sub>A</sub>	Operating Ambient Temperature Range	-40	85	°C
Тj	Operating Junction Temperature Range		105	°C

### Table 7. Operating Ranges

<sup>1</sup> Measured at package balls, including peripherals, ARM, and L2 cache supplies (QVCC, QVCC1, QVCC4, respectively).

<sup>2</sup> The core voltage must be higher than 1.38V to avoid corrupted data during transfers from the USB HS. Please refer to Errata file ENGcm02610 ID

<sup>3</sup> The SR voltage is applied to QVCC, QVCC1, and QVCC4 after the device is placed in SR mode. The Real-Time Clock (RTC) is operational in State Retention (SR) mode.

<sup>4</sup> Overshoot and undershoot conditions (transitions above NVCC and below GND) on I/O must be held below 0.6 V, and the duration of the overshoot/undershoot must not exceed 10% of the system clock cycle. Overshoot/undershoot must be controlled through printed circuit board layout, transmission line impedance matching, signal line termination, or other methods. Non-compliance to this specification may affect device reliability or cause permanent damage to the device.

<sup>5</sup> PLL voltage must not be altered after power-up, otherwise the PLL will be unstable and lose lock. To minimize inducing noise on the PLL supply line, source the voltage from a low-noise, dedicated supply. PLL parameters in Table 28, "DPLL Specifications," on page 31, are guaranteed over the entire specified voltage range.

<sup>6</sup> In read mode, FUSE\_VDD can be floated or grounded.

<sup>7</sup> Fuses might be inadvertently blown if written to while the voltage is below this minimum.

### Table 8. Specific Operating Ranges for Silicon Revision 2.0 and 2.0.1

Symbol	Parameter	Min	Max	Units
FUSE VDD	Fusebox read Supply Voltage <sup>1</sup>	_	_	V
1032_000	Fusebox write (program) Supply Voltage <sup>2</sup>	3.0	3.3	V



- <sup>1</sup> In read mode, FUSE\_VDD should be floated or grounded.
- <sup>2</sup> Fuses might be inadvertently blown if written to while the voltage is below the minimum.

Table 9 provides information for interface frequency limits. For more details about clocks characteristics, see Section 4.3.8, "DPLL Electrical Specifications" on page 31 and Section 4.3.3, "Clock Amplifier Module (CAMP) Electrical Characteristics" on page 19.

ID	Parameter	Symbol	Min	Тур	Max	Units
1	JTAG TCK Frequency	f <sub>JTAG</sub>	DC	5	10	MHz
2	CKIL Frequency <sup>1</sup>	f <sub>CKIL</sub>	32	32.768	38.4	kHz
3	CKIH Frequency <sup>2</sup>	f <sub>CKIH</sub>	15	26	75	MHz

### Table 9. Interface Frequency

<sup>1</sup> CKIL must be driven by an external clock source to ensure proper start-up and operation of the device. CKIL is needed to clock the internal reset synchronizer, the watchdog, and the real-time clock.

<sup>2</sup> DPTC functionality, specifically the voltage/frequency relation table, is dependent on CKIH frequency. At the time of publication, standard tables used by Freescale OSs provided for a CKIH frequency of 26 MHz only. Any deviation from this frequency requires an update to the OS. For more details, refer to the particular OS user's guide documentation. DPTC/DVFS are not supported for fARM ≤ 400MHz.

### Table 10 shows the fusebox supply current parameters.

### **Table 10. Fusebox Supply Current Parameters**

Ref. Num	Description	Symbol	Minimum	Typical	Maximum	Units
	eFuse Program Current. <sup>1</sup> Current to program one eFuse bit: efuse_pgm = 3.0V	Iprogram	—	35	60	mA
	$Current to program one er use bit. eluse_pgin = 3.0V$					

<sup>1</sup> The current I<sub>program</sub> is during program time (t<sub>program</sub>).



# 4.1.1 Supply Current Specifications


Table 11 shows the core current consumption for  $-40^{\circ}$ C to  $85^{\circ}$ C for Silicon Revision 2.0 and 2.0.1 for the MCIMX31C.

Mode	Conditions		/CC oheral)		/CC1 RM)		CC4 .2)	+ SVCC	⊦ MVCC + UVCC LL)	Unit
		Тур	Мах	Тур	Мах	Тур	Max	Тур	Max	
Deep Sleep	<ul> <li>QVCC = 0.95 V</li> <li>ARM and L2 caches are power gated (QVCC1 = QVCC4 = 0 V)</li> <li>All PLLs are off, VCC = 1.4 V</li> <li>ARM is in well bias</li> <li>FPM is off</li> <li>32 kHz input is on</li> <li>CKIH input is off</li> <li>CAMP is off</li> <li>TCK input is off</li> <li>All modules are off</li> <li>No external resistive loads</li> <li>RNGA oscillator is off</li> </ul>	0.20	9.00	_		_	_	0.04	0.14	mA
State Retention	<ul> <li>QVCC and QVCC1 = 0.95 V</li> <li>L2 caches are power gated (QVCC4 = 0 V)</li> <li>All PLLs are off, VCC = 1.4 V</li> <li>ARM is in well bias</li> <li>FPM is off</li> <li>32 kHz input is on</li> <li>CKIH input is off</li> <li>CAMP is off</li> <li>TCK input is off</li> <li>All modules are off</li> <li>No external resistive loads</li> <li>RNGA oscillator is off</li> </ul>	0.20	9.00	0.15	3.50			0.04	0.14	mA
Wait	<ul> <li>QVCC,QVCC1, and QVCC4 = 1.22 V</li> <li>ARM is in wait for interrupt mode</li> <li>MAX is active</li> <li>L2 cache is stopped but powered</li> <li>MCU PLL is on (400 MHz), VCC = 1.4 V</li> <li>USB PLL and SPLL are off, VCC = 1.4 V</li> <li>FPM is on</li> <li>CKIH input is on</li> <li>CAMP is on</li> <li>32 kHz input is on</li> <li>All clocks are gated off</li> <li>All modules are off (by programming CGR[2:0] registers)</li> <li>RNGA oscillator is off</li> <li>No external resistive loads</li> </ul>	7.00	19.00	3.00	100.00	0.03	0.90	4.00	6.00	mA

Table 11. Current Consumption for -40°C to 85°C <sup>1, 2</sup> for Silicon Revision 2.0 and 2.0.
---

<sup>1</sup> Typical column: TA =  $25^{\circ}$ C

<sup>2</sup> Maximum column: TA =  $85^{\circ}$ C





# 4.2 Supply Power-Up/Power-Down Requirements and Restrictions

Any MCIMX31C board design must comply with the power-up and power-down sequence guidelines as described in this section to guarantee reliable operation of the device. Any deviation from these sequences may result in any or all of the following situations:

- · Cause excessive current during power-up phase
- Prevent the device from booting
- Cause irreversible damage to the MCIMX31C (worst-case scenario)

## 4.2.1 Powering Up

The Power On Reset ( $\overline{POR}$ ) pin must be kept asserted (low) throughout the power-up sequence. Power-up logic must guarantee that all power sources reach their target values prior to the release (de-assertion) of  $\overline{POR}$ . Figure 2 and Figure 3 show two options of the power-up sequence.

### NOTE

Stages need to be performed in the order shown; however, *within* each stage, supplies can be powered up in any order. For example, supplies IOQVDD, NVCC1, and NVCC3 through NVCC10 do not need to be powered up in the order shown.

### CAUTION

NVCC6 and NVCC9 must be at the same voltage potential. These supplies are connected together on-chip to optimize ESD damage immunity.





Figure 2. Option 1 Power-Up Sequence for Silicon Revision 2.0 and 2.0.1





#### Notes:

- <sup>1</sup> The board design must guarantee that supplies reach 90% level before transition to the next state, using Power Management IC or other means.
- <sup>2</sup> The NVCC1 supply must not precede IOQVDD by more than 0.2 V until IOQVDD has reached 1.5 V. If IOQVDD is powered up first, there are no restrictions.
- <sup>3</sup> Raising NVCC2, NVCC21, and NVCC22 at the same time as IOQVDD does not produce the slight increase in current drain on IOQVDD (as described in Figure 2, Note 5).
- <sup>4</sup> FUSE\_VDD should not be driven on power-up for Silicon Revision2.0 and 2.0.1. This supply is dedicated for fuse burning (programming), and should not be driven upon boot-up.

Figure 3. Option 2 Power-Up Sequence (Silicon Revision 2.0 and 2.0.1)

## 4.2.2 **Powering Down**

The power-down sequence should be completed as follows:

- 1. Lower the FUSE\_VDD supply (when in write mode).
- 2. Lower the remaining supplies.

# 4.3 Module-Level Electrical Specifications

This section contains the MCIMX31C electrical information including timing specifications, arranged in alphabetical order by module name.

# 4.3.1 I/O Pad (PADIO) Electrical Specifications

This section specifies the AC/DC characterization of functional I/O of the MCIMX31C. There are two main types of I/O: regular and DDR. In this document, the "Regular" type is referred to as GPIO.

## 4.3.1.1 DC Electrical Characteristics

The MCIMX31C I/O parameters appear in Table 12 for GPIO. See Table 7, "Operating Ranges," on page 12 for temperature and supply voltage ranges.



## NOTE

The term NVCC in this section refers to the associated supply rail of an input or output. The association is shown in the Signal Multiplexing chapter of the reference manual. NVCC for Table 12 refers to NVCC1 and NVCC3–10; QVCC refers to QVCC, QVCC1, and QVCC4.

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Units
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	NVCC -0.15	_	_	V
		I <sub>OH</sub> = specified Drive	0.8*NVCC	_	—	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA	—	_	0.15	V
		I <sub>OL</sub> = specified Drive	—	_	0.2*NVCC	V
High-level output current, slow slew rate	I <sub>OH_S</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive	-2 -4 -8	_	_	mA
High-level output current, fast slew rate	I <sub>OH_F</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive	4 6 8		_	mA
Low-level output current, slow slew rate	I <sub>OL_S</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive	2 4 8	_	_	mA
Low-level output current, fast slew rate	I <sub>OL_F</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive	4 6 8	_	_	mA
High-Level DC input voltage	V <sub>IH</sub>	—	0.7*NVCC	_	NVCC	V
Low-Level DC input voltage	V <sub>IL</sub>	—	0	_	0.3*QVCC	V
Input Hysteresis	V <sub>HYS</sub>	Hysteresis enabled	0.25	_	_	V
Schmitt trigger VT+	V <sub>T</sub> +	Hysteresis enabled	0.5*QVCC	_	_	V
Schmitt trigger VT-	V <sub>T</sub> –	Hysteresis enabled	—	—	0.5*QVCC	V
Pull-up resistor (100 k $\Omega$ PU)	R <sub>PU</sub> <sup>1</sup>	—	—	100	_	ko
Pull-down resistor (100 kΩ PD)	R <sub>PD</sub> <sup>1</sup>	—	—	100	_	kΩ
Input current (no PU/PD)	I <sub>IN</sub>	V <sub>I</sub> = NVCC or GND	_	_	±1	μA
Input current (100 kΩ PU)	I <sub>IN</sub>	V <sub>I</sub> = 0	_	—	25	μΑ μΑ
Input current (100 kΩ PD)	I <sub>IN</sub>	V <sub>I</sub> = NVCC	_	_	28	μA
Tri-state leakage current	l <sub>oz</sub>	V <sub>I</sub> = NVCC or GND I/O = High Z	—	—	±2	μA

### **Table 12. GPIO DC Electrical Parameters**

 $^1$  Not a precise value. Measurements made on small sample size have shown variations of  $\pm 50\%$  or more.



The MCIMX31C I/O parameters appear in Table 13 for DDR (Double Data Rate). See Table 7, "Operating Ranges," on page 12 for temperature and supply voltage ranges.

### NOTE

NVCC for Table 13 refers to NVCC2, NVCC21, and NVCC22.


# Table 13. DDR (Double Data Rate) I/O DC Electrical Parameters

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
High-level output voltage	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	NVCC -0.12		—	V
		I <sub>OH</sub> = specified Drive	0.8*NVCC	_	_	V
Low-level output voltage	V <sub>OL</sub>	I <sub>OL</sub> = 1 mA	_		0.08	V
		I <sub>OL</sub> = specified Drive	—	_	0.2*NVCC	V
High-level output current	I <sub>ОН</sub>	V <sub>OH</sub> =0.8*NVCC Std Drive High Drive Max Drive DDR Drive <sup>1</sup>	-3.6 -7.2 -10.8 -14.4	_	_	mA
Low-level output current	I <sub>OL</sub>	V <sub>OL</sub> =0.2*NVCC Std Drive High Drive Max Drive DDR Drive <sup>1</sup>	3.6 7.2 10.8 14.4	_	_	mA
High-Level DC input voltage	V <sub>IH</sub>	—	0.7*NVCC	NVCC	NVCC+0.3	V
Low-Level DC input voltage	V <sub>IL</sub>	—	-0.3	0	0.3*NVCC	V
Tri-state leakage current	I <sub>OZ</sub>	V <sub>I</sub> = NVCC or GND I/O = High Z	—	_	±2	μA

<sup>1</sup> Use of DDR Drive can result in excessive overshoot and ringing.


# 4.3.2 AC Electrical Characteristics

Figure 4 depicts the load circuit for outputs. Figure 5 depicts the output transition time waveform. The range of operating conditions appears in Table 14 for slow general I/O, Table 15 for fast general I/O, and Table 16 for DDR I/O (unless otherwise noted).



CL includes package, probe and fixture capacitance







ID	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
PA1	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.92 1.5	1.95 2.98	3.17 4.75	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	1.52 2.75	_	4.81 8.42	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	2.79 5.39		8.56 16.43	ns

### Table 14. AC Electrical Characteristics of Slow<sup>1</sup> General I/O

<sup>1</sup> Fast/slow characteristic is selected per GPIO (where available) by "slew rate" control. See reference manual.

Table 15. AC Electrical Characteristics of Fast<sup>1</sup> General I/O <sup>2</sup>

ID	Parameter	Symbol	Test Condition	Min	Тур	Max	Units
PA1	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.68 1.34	1.33 2.6	2.07 4.06	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	.91 1.79	1.77 3.47	2.74 5.41	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	1.36 2.68	2.64 5.19	4.12 8.11	ns

<sup>1</sup> Fast/slow characteristic is selected per GPIO (where available) by "slew rate" control. See reference manual.

<sup>2</sup> Use of GPIO in fast mode with the associated NVCC > 1.95 V can result in excessive overshoot and ringing.

ID	Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
PA1	Output Transition Times (DDR Drive) <sup>1</sup>	tpr	25 pF 50 pF	0.51 0.97	0.82 1.58	1.28 2.46	ns
	Output Transition Times (Max Drive)	tpr	25 pF 50 pF	0.67 1.29	1.08 2.1	1.69 3.27	ns
	Output Transition Times (High Drive)	tpr	25 pF 50 pF	.99 1.93	1.61 3.13	2.51 4.89	ns
	Output Transition Times (Std Drive)	tpr	25 pF 50 pF	1.96 3.82	3.19 6.24	4.99 9.73	ns

### Table 16. AC Electrical Characteristics of DDR I/O

<sup>1</sup> Use of DDR Drive can result in excessive overshoot and ringing.

# 4.3.3 Clock Amplifier Module (CAMP) Electrical Characteristics

This section outlines the Clock Amplifier Module (CAMP) specific electrical characteristics. Table 17 shows clock amplifier electrical characteristics.



Parameter	Min	Тур	Мах	Units
Input Frequency	15	_	75	MHz
VIL (for square wave input)	0	_	0.3	V
VIH (for square wave input)	(VDD <sup>1</sup> - 0.25)	_	3	V
Sinusoidal Input Amplitude	0.4 <sup>2</sup>	_	VDD	Vp-p
Duty Cycle	45	50	55	%

Table 17. Clock Amplifier Electrical Characteristics for CKIH Input

<sup>1</sup> VDD is the supply voltage of CAMP. See reference manual.

<sup>2</sup> This value of the sinusoidal input will be measured through characterization.

# 4.3.4 1-Wire Electrical Specifications

Figure 6 depicts the RPP timing, and Table 18 lists the RPP timing parameters.




Figure 6. Reset and Presence Pulses (RPP) Timing Diagram

ID	Parameters	Symbol	Min	Тур	Max	Units
OW1	Reset Time Low	t <sub>RSTL</sub>	480	511	_	μs
OW2	Presence Detect High	t <sub>PDH</sub>	15	_	60	μs
OW3	Presence Detect Low	t <sub>PDL</sub>	60	_	240	μs
OW4	Reset Time High	t <sub>RSTH</sub>	480	512		μs

Table 18. RPP Sequence Delay Comparisons Timing Parameters

Figure 7 depicts Write 0 Sequence timing, and Table 19 lists the timing parameters.





ID	Parameter	Symbol	Min	Тур	Max	Units
OW5	Write 0 Low Time	t <sub>WR0_low</sub>	60	100	120	μs
OW6	Transmission Time Slot	t <sub>SLOT</sub>	OW5	117	120	μs

Table 19. WR0	Sequence	Timing	Parameters
---------------	----------	--------	------------

Figure 8 depicts Write 1 Sequence timing, Figure 9 depicts the Read Sequence timing, and Table 20 lists the timing parameters.




Figure 8. Write 1 Sequence Timing Diagram




Figure 9. Read Sequence Timing Diagram

Table 20. WR1/RD Timing Parameters

ID	Parameter	Symbol	Min	Тур	Max	Units
OW7	Write 1 / Read Low Time   t <sub>LOW1</sub> 1		5	15	μs	
OW8	Transmission Time Slot	t <sub>SLOT</sub>	60	117	120	μs
OW9	Release Time	t <sub>RELEASE</sub>	15		45	μs

# 4.3.5 ATA Electrical Specifications (ATA Bus, Bus Buffers)

This section discusses ATA parameters. For a detailed description, refer to the ATA specification.

The user needs to use level shifters for 3.3 Volt or 5.0 Volt compatibility on the ATA interface.

The use of bus buffers introduces delay on the bus and introduces skew between signal lines. These factors make it difficult to operate the bus at the highest speed (UDMA-5) when bus buffers are used. If fast UDMA mode operation is needed, this may not be compatible with bus buffers.

Another area of attention is the slew rate limit imposed by the ATA specification on the ATA bus. According to this limit, any signal driven on the bus should have a slew rate between 0.4 and 1.2 V/ns with a 40 pF load. Not many vendors of bus buffers specify slew rate of the outgoing signals.



When bus buffers are used, the ata\_data bus buffer is special. This is a bidirectional bus buffer, so a direction control signal is needed. This direction control signal is ata\_buffer\_en. When its high, the bus should drive from host to device. When its low, the bus should drive from device to host. Steering of the signal is such that contention on the host and device tri-state busses is always avoided.

### 4.3.5.1 Timing Parameters

In the timing equations, some timing parameters are used. These parameters depend on the implementation of the ATA interface on silicon, the bus buffer used, the cable delay and cable skew. Table 21 shows ATA timing parameters.

Name	Description	Value/ Contributing Factor <sup>1</sup>
Т	Bus clock period (ipg_clk_ata)	peripheral clock frequency
ti_ds	Set-up time ata_data to ata_iordy edge (UDMA-in only) UDMA0 UDMA1 UDMA2, UDMA3 UDMA4 UDMA5	15 ns 10 ns 7 ns 5 ns 4 ns
ti_dh	Hold time ata_iordy edge to ata_data (UDMA-in only) UDMA0, UDMA1, UDMA2, UDMA3, UDMA4 UDMA5	5.0 ns 4.6 ns
tco	Propagation delay bus clock L-to-H to ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data, ata_buffer_en	12.0 ns
tsu	Set-up time ata_data to bus clock L-to-H	8.5 ns
tsui	Set-up time ata_iordy to bus clock H-to-L	8.5 ns
thi	Hold time ata_iordy to bus clock H to L	2.5 ns
tskew1	Max difference in propagation delay bus clock L-to-H to any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	7 ns
tskew2	Max difference in buffer propagation delay for any of following signals ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_dior, ata_diow, ata_dmack, ata_data (write), ata_buffer_en	transceiver
tskew3	Max difference in buffer propagation delay for any of following signals ata_iordy, ata_data (read)	transceiver
tbuf	Max buffer propagation delay	transceiver
tcable1	Cable propagation delay for ata_data	cable
tcable2	Cable propagation delay for control signals ata_dior, ata_diow, ata_iordy, ata_dmack	cable
tskew4	Max difference in cable propagation delay between ata_iordy and ata_data (read)	cable

Table	21.	ΔΤΑ	Timina	Parameters
TUDIC	<u> </u>	<b>NIN</b>	i mining	i ulumeters



Name	Description	Value/ Contributing Factor <sup>1</sup>
tskew5	Max difference in cable propagation delay between (ata_dior, ata_diow, ata_dmack) and ata_cs0, ata_cs1, ata_da2, ata_da1, ata_da0, ata_data(write)	cable
tskew6	Max difference in cable propagation delay without accounting for ground bounce	cable

#### Table 21. ATA Timing Parameters (continued)

<sup>1</sup> Values provided where applicable.

### 4.3.5.2 PIO Mode Timing

Figure 10 shows timing for PIO read, and Table 22 lists the timing parameters for PIO read.





Figure 10. PIO Read Timing Diagram

### Table 22. PIO Read Timing Parameters

ATA Parameter	Parameter from Figure 10	Value	Controlling Variable
t1	t1	t1 (min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2	t2r	t2 min) = time_2r * T - (tskew1 + tskew2 + tskew5)	time_2r
t9	t9	t9 (min) = time_9 * T - (tskew1 + tskew2 + tskew6)	time_3
t5	t5	t5 (min) = tco + tsu + tbuf + tbuf + tcable1 + tcable2	If not met, increase time_2
t6	t6	0	—
tA	tA	$tA (min) = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)$	time_ax
trd	trd1	$\label{eq:trd1} \begin{array}{l} (max) = (-trd) + (tskew3 + tskew4) \\ trd1 (min) = (time_pio_rdx - 0.5)^*T - (tsu + thi) \\ (time_pio_rdx - 0.5) * T > tsu + thi + tskew3 + tskew4 \end{array}$	time_pio_rdx
tO	—	t0 (min) = (time_1 + time_2 + time_9) * T	time_1, time_2r, time_9

Figure 11 shows timing for PIO write, and Table 23 lists the timing parameters for PIO write.







ATA Parameter	Parameter from Figure 11	Value	Controlling Variable
t1	t1	t1 (min) = time_1 * T - (tskew1 + tskew2 + tskew5)	time_1
t2	t2w	t2 (min) = time_2w * T – (tskew1 + tskew2 + tskew5)	time_2w
t9	t9	t9 (min) = time_9 * T – (tskew1 + tskew2 + tskew6)	time_9
t3	—	t3 (min) = (time_2w - time_on)* T - (tskew1 + tskew2 +tskew5)	If not met, increase time_2w
t4	t4	t4 (min) = time_4 * T - tskew1	time_4
tA	tA	$tA = (1.5 + time_ax) * T - (tco + tsui + tcable2 + tcable2 + 2*tbuf)$	time_ax
tO	—	t0(min) = (time_1 + time_2 + time_9) * T	time_1, time_2r, time_9
—	—	Avoid bus contention when switching buffer on by making ton long enough.	—
	—	Avoid bus contention when switching buffer off by making toff long enough.	—

### Table 23. PIO Write Timing Parameters

Figure 12 shows timing for MDMA read, Figure 13 shows timing for MDMA write, and Table 24 lists the timing parameters for MDMA read and write.






Figure 12. MDMA Read Timing Diagram




Figure 13. MDMA Write Timing Diagram

ATA Parameter	Parameter from Figure 12, Figure 13	Value	Controlling Variable
tm, ti	tm	tm (min) = ti (min) = time_m * T - (tskew1 + tskew2 + tskew5)	time_m
td	td, td1	td1.(min) = td (min) = time_d * T - (tskew1 + tskew2 + tskew6)	time_d
tk	tk	tk.(min) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k
t0	_	t0 (min) = (time_d + time_k) * T	time_d, time_k
tg(read)	tgr	tgr (min-read) = tco + tsu + tbuf + tbuf + tcable1 + tcable2 tgr.(min-drive) = td - te(drive)	time_d
tf(read)	tfr	tfr (min-drive) = 0	_
tg(write)	_	tg (min-write) = time_d * T - (tskew1 + tskew2 + tskew5)	time_d
tf(write)	_	tf (min-write) = time_k * T - (tskew1 + tskew2 + tskew6)	time_k
tL	_	$tL (max) = (time_d + time_k-2)^*T - (tsu + tco + 2^*tbuf + 2^*tcable2)$	time_d, time_k
tn, tj	tkjn	tn= tj= tkjn = (max(time_k, time_jn) * T - (tskew1 + tskew2 + tskew6)	time_jn
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	_



# 4.3.5.3 UDMA In Timing

Figure 14 shows timing when the UDMA in transfer starts, Figure 15 shows timing when the UDMA in host terminates transfer, Figure 16 shows timing when the UDMA in device terminates transfer, and Table 25 lists the timing parameters for UDMA in burst.




Figure 14. UDMA In Transfer Starts Timing Diagram





Figure 15. UDMA In Host Terminates Transfer Timing Diagram







ATA Parameter	Parameter from Figure 14, Figure 15, Figure 16	Description	Controlling Variable	
tack	tack	tack (min) = (time_ack * T) - (tskew1 + tskew2)	time_ack	
tenv	tenv	tenv (min) = (time_env * T) - (tskew1 + tskew2) tenv (max) = (time_env * T) + (tskew1 + tskew2)	time_env	
tds	tds1 $tds - (tskew3) - ti_ds > 0$		tskew3, ti_ds, ti_dh	
tdh	tdh1	$tdh - (tskew3) - ti_dh > 0$	should be low enough	
tcyc	tc1	(tcyc – tskew) > T	T big enough	
trp	trp	trp (min) = time_rp * T – (tskew1 + tskew2 + tskew6)	time_rp	
_	tx1 <sup>1</sup>	(time_rp * T) – (tco + tsu + 3T + 2 *tbuf + 2*tcable2) > trfs (drive)	time_rp	
tmli	tmli1	tmli1 (min) = (time_mlix + 0.4) * T	time_mlix	
tzah	tzah	tzah (min) = (time_zah + 0.4) * T	time_zah	
tdzfs	tdzfs	tdzfs = (time_dzfs * T) - (tskew1 + tskew2)	time_dzfs	
tcvh	tcvh	tcvh = (time_cvh *T) – (tskew1 + tskew2)	time_cvh	
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	-	

#### Table 25. UDMA In Burst Timing Parameters

<sup>1</sup> There is a special timing requirement in the ATA host that requires the internal DIOW to go only high 3 clocks after the last active edge on the DSTROBE signal. The equation given on this line tries to capture this constraint.

2. Make ton and toff big enough to avoid bus contention



# 4.3.5.4 UDMA Out Timing

Figure 17 shows timing when the UDMA out transfer starts, Figure 18 shows timing when the UDMA out host terminates transfer, Figure 19 shows timing when the UDMA out device terminates transfer, and Table 26 lists the timing parameters for UDMA out burst.




Figure 17. UDMA Out Transfer Starts Timing Diagram





Figure 18. UDMA Out Host Terminates Transfer Timing Diagram





ATA Parameter	Parameter from Figure 17, Figure 18, Figure 19	Value	Controlling Variable
tack	tack	tack (min) = (time_ack * T) - (tskew1 + tskew2)	time_ack
tenv	tenv	tenv (min) = (time_env * T) - (tskew1 + tskew2) tenv (max) = (time_env * T) + (tskew1 + tskew2)	time_env
tdvs	tdvs	tdvs = (time_dvs * T) - (tskew1 + tskew2)	time_dvs
tdvh	tdvh	tdvs = (time_dvh * T) - (tskew1 + tskew2)	time_dvh
tcyc	tcyc	tcyc = time_cyc * T - (tskew1 + tskew2)	time_cyc
t2cyc	—	t2cyc = time_cyc * 2 * T	time_cyc
trfs1	trfs	trfs = 1.6 * T + tsui + tco + tbuf + tbuf	—
_	tdzfs	tdzfs = time_dzfs * T - (tskew1)	time_dzfs
tss	tss	tss = time_ss * T - (tskew1 + tskew2)	time_ss
tmli	tdzfs_mli	tdzfs_mli =max (time_dzfs, time_mli) * T - (tskew1 + tskew2)	—
tli	tli1	tli1 > 0	—
tli	tli2	tli2 > 0	—
tli	tli3	tli3 > 0	—
tcvh	tcvh	tcvh = (time_cvh *T) - (tskew1 + tskew2)	time_cvh
_	ton toff	ton = time_on * T - tskew1 toff = time_off * T - tskew1	_



# 4.3.6 AUDMUX Electrical Specifications

The AUDMUX provides a programmable interconnect logic for voice, audio and data routing between internal serial interfaces (SSI) and external serial interfaces (audio and voice codecs). The AC timing of AUDMUX external pins is hence governed by the SSI module. Please refer to their respective electrical specifications.

# 4.3.7 CSPI Electrical Specifications

This section describes the electrical information of the CSPI.

# 4.3.7.1 CSPI Timing

Figure 20 and Figure 21 depict the master mode and slave mode timings of CSPI, and Table 27 lists the timing parameters.




Figure 21. CSPI Slave Mode Timing Diagram



ID	Parameter	Symbol	Min	Max	Units
CS1	SCLK Cycle Time	t <sub>clk</sub>	60	_	ns
CS2	SCLK High or Low Time	t <sub>SW</sub>	30	—	ns
CS3	SCLK Rise or Fall	t <sub>RISE/FALL</sub>	_	7.6	ns
CS4	SSx pulse width	t <sub>CSLH</sub>	25	—	ns
CS5	SSx Lead Time (CS setup time)	t <sub>SCS</sub>	25	—	ns
CS6	SSx Lag Time (CS hold time)	t <sub>HCS</sub>	25	—	ns
CS7	Data Out Setup Time	t <sub>Smosi</sub>	5	—	ns
CS8	Data Out Hold Time	t <sub>Hmosi</sub>	5	—	ns
CS9	Data In Setup Time	t <sub>Smiso</sub>	6	—	ns
CS10	Data In Hold Time	t <sub>Hmiso</sub>	5	_	ns
CS11	SPI_RDY Setup Time <sup>1</sup>	t <sub>SRDY</sub>		_	ns

### Table 27. CSPI Interface Timing Parameters

<sup>1</sup> SPI\_RDY is sampled internally by ipg\_clk and is asynchronous to all other CSPI signals.

# 4.3.8 DPLL Electrical Specifications

The three PLL's of the MCIMX31C (MCU, USB, and Serial PLL) are all based on same DPLL design. The characteristics provided herein apply to all of them, except where noted explicitly. The PLL characteristics are provided based on measurements done for both sources—external clock source (CKIH), and FPM (Frequency Pre-Multiplier) source.

### 4.3.8.1 Electrical Specifications

Table 28 lists the DPLL specification.

Table 28. DPLL Specifications

Parameter	Min	Тур	Max	Unit	Comments
CKIH frequency	15	26 <sup>1</sup>	75 <sup>2</sup>	MHz	_
CKIL frequency (Frequency Pre-multiplier (FPM) enable mode)	—	32; 32.768, 38.4	_	kHz	FPM lock time $\approx 480~\mu s.$
Predivision factor (PD bits)	1	—	16	_	—
PLL reference frequency range after Predivider		_	35	MHz	$15 \le CKIH$ frequency/PD $\le 35$ MHz $15 \le FPM$ output/PD $\le 35$ MHz
PLL output frequency range: MPLL and SPLL UPLL		_	400 240	MHz	_
Maximum allowed reference clock phase noise.	_	—	±100	ps	_
Frequency lock time (FOL mode or non-integer MF)	—	_	398	—	Cycles of divided reference clock.



Parameter	Min	Тур	Max	Unit	Comments
Phase lock time	—	—	100	μs	In addition to the frequency
Maximum allowed PLL supply voltage ripple	_	—	25	mV	F <sub>modulation</sub> < 50 kHz
Maximum allowed PLL supply voltage ripple	_	—	20	mV	50 kHz < F <sub>modulation</sub> < 300 kHz
Maximum allowed PLL supply voltage ripple	_	—	25	mV	F <sub>modulation</sub> > 300 kHz
PLL output clock phase jitter	_	—	5.2	ns	Measured on CLKO pin
PLL output clock period jitter	_	—	420	ps	Measured on CLKO pin

Table 28. DPLL Specifications (continued)

<sup>1</sup> The user or board designer must take into account that the use of a frequency other than 26 MHz would require adjustment to the DPTC–DVFS table, which is incorporated into operating system code.

<sup>2</sup> The PLL reference frequency must be ≤ 35 MHz. Therefore, for frequencies between 35 MHz and 70 MHz, program the predivider to divide by 2 or more. If the CKIH frequency is above 70 MHz, program the predivider to 3 or more. For PD bit description, see the reference manual.

# 4.3.9 EMI Electrical Specifications

This section provides electrical parametrics and timings for EMI module.

## 4.3.9.1 NAND Flash Controller Interface (NFC)

The NFC supports normal timing mode, using two flash clock cycles for one access of  $\overline{\text{RE}}$  and  $\overline{\text{WE}}$ . AC timings are provided as multiplications of the clock cycle and fixed delay. Figure 22, Figure 23, Figure 24, and Figure 25 depict the relative timing requirements among different signals of the NFC at module level, for normal mode, and Table 29 lists the timing parameters.





Figure 22. Command Latch Cycle Timing Dlagram










Figure 24. Write Data Latch Cycle Timing Dlagram






Figure 25. Read Data Latch Cycle Timing Dlagram

ID	Parameter	Symbol			Example Timing for NFC Clock ≈ 33 MHz T = 30 ns		Unit
			Min	Max	Min	Max	
NF1	NFCLE Setup Time	tCLS	T–1.0 ns	_	29	—	ns
NF2	NFCLE Hold Time	tCLH	T–2.0 ns		28	—	ns
NF3	NFCE Setup Time	tCS	T–1.0 ns	_	29	—	ns
NF4	NFCE Hold Time	tCH	T–2.0 ns	_	28	—	ns
NF5	NF_WP Pulse Width	tWP	T–1.5 ns		28.5		ns
NF6	NFALE Setup Time	tALS	Т	_	30	—	ns
NF7	NFALE Hold Time	tALH	T–3.0 ns	_	27	—	ns
NF8	Data Setup Time	tDS	Т		30	—	ns
NF9	Data Hold Time	tDH	T–5.0 ns	_	25	—	ns
NF10	Write Cycle Time	tWC	2T		60		ns
NF11	NFWE Hold Time	tWH	T-2	2.5 ns	.5 ns 27.5		ns
NF12	Ready to NFRE Low	tRR	6T	_	180	—	ns
NF13	NFRE Pulse Width	tRP	1.5T	_	45	—	ns
NF14	READ Cycle Time	tRC	2T		60	_	ns
NF15	NFRE High Hold Time	tREH	0.5T–2.5 ns		12.5	—	ns
NF16	Data Setup on READ	tDSR	N/A		10	—	ns
NF17	Data Hold on READ	tDHR	N/A		0	—	ns

Table 29. I	NFC Timing	Parameters <sup>1</sup>
-------------	------------	-------------------------

<sup>1</sup> The flash clock maximum frequency is 50 MHz.

<sup>2</sup> Subject to DPLL jitter specification on Table 28, "DPLL Specifications," on page 31.



## NOTE

High is defined as 80% of signal value and low is defined as 20% of signal value.


### NOTE

Timing for HCLK is 133 MHz and internal NFC clock (flash clock) is approximately 33 MHz (30 ns). All timings are listed according to this NFC clock frequency (multiples of NFC clock phases), except NF16 and NF17, which are not NFC clock related.

# 4.3.9.2 Wireless External Interface Module (WEIM)

All WEIM output control signals may be asserted and deasserted by internal clock related to BCLK rising edge or falling edge according to corresponding assertion/negation control fields. Address always begins related to BCLK falling edge but may be ended both on rising and falling edge in muxed mode according to control register configuration. Output data begins related to BCLK rising edge except in muxed mode where both rising and falling edge may be used according to control register configuration. Input data, ECB and DTACK all captured according to BCLK rising edge time. Figure 26 depicts the timing of the WEIM module, and Table 30 lists the timing parameters.





**WEIM Outputs Timing** 

Figure 26. WEIM Bus Timing Diagram

ID	Parameter	Min	Max	Unit
WE1	Clock fall to Address Valid	-0.5	2.5	ns
WE2	Clock rise/fall to Address Invalid	-0.5	5	ns
WE3	Clock rise/fall to CS[x] Valid	-3	3	ns
WE4	Clock rise/fall to CS[x] Invalid	-3	3	ns
WE5	Clock rise/fall to RW Valid	-3	3	ns
WE6	Clock rise/fall to RW Invalid	-3	3	ns
WE7	Clock rise/fall to OE Valid	-3	3	ns



ID	Parameter	Min	Max	Unit
WE8	Clock rise/fall to OE Invalid	-3	3	ns
WE9	Clock rise/fall to EB[x] Valid	-3	3	ns
WE10	Clock rise/fall to EB[x] Invalid	-3	3	ns
WE11	Clock rise/fall to LBA Valid	-3	3	ns
WE12	Clock rise/fall to LBA Invalid	-3	3	ns
WE13	Clock rise/fall to Output Data Valid	-2.5	4	ns
WE14	Clock rise to Output Data Invalid	-2.5	4	ns
WE15	Input Data Valid to Clock rise, FCE=0 FCE=1	8 2.5	—	ns
WE16	Clock rise to Input Data Invalid, FCE=0 FCE=1	-2 -2	—	ns
WE17	ECB setup time, FCE=0 FCE=1	6.5 3.5	—	ns
WE18	ECB hold time, FCE=0 FCE=1	-2 2	—	ns
WE19	DTACK setup time <sup>1</sup>	0	_	ns
WE20	DTACK hold time <sup>1</sup>	4.5	_	ns
WE21	BCLK High Level Width <sup>2, 3</sup>	—	T/2 – 3	ns
WE22	BCLK Low Level Width <sup>2, 3</sup>	—	T/2 – 3	ns
WE23	BCLK Cycle time <sup>2</sup>	15	—	ns

Table 30.	WEIM Bus	Timing	Parameters (	(continued)
-----------	----------	--------	--------------	-------------

<sup>1</sup> Applies to rising edge timing

<sup>2</sup> BCLK parameters are being measured from the 50% VDD.

<sup>3</sup> The actual cycle time is derived from the AHB bus clock frequency.

### NOTE

High is defined as 80% of signal value and low is defined as 20% of signal value.

Test conditions: load capacitance, 25 pF. Recommended drive strength for all controls, address, and BCLK is Max drive.

Figure 27, Figure 28, Figure 29, Figure 30, Figure 31, and Figure 32 depict some examples of basic WEIM accesses to external memory devices with the timing parameters mentioned in Table 30 for specific control parameter settings.








Figure 27. Asynchronous Memory Timing Diagram for Read Access—WSC=1



WSC=1, EBWA=1, EBWN=1, LBN=1






Figure 29. Synchronous Memory Timing Diagram for Two Non-Sequential Read Accesses-WSC=2, SYNC=1, DOL=0






Figure 30. Synchronous Memory Tlming Diagram for Burst Write Access-BCS=1, WSC=4, SYNC=1, DOL=0, PSR=1










Figure 32. Muxed A/D Mode Timing Diagram for Asynchronous Read Access-WSC=7, LBA=1, LBN=1, LAH=1, OEA=7

## 4.3.9.3 ESDCTL Electrical Specifications

Figure 33, Figure 34, Figure 35, Figure 36, Figure 37, and Figure 38 depict the timings pertaining to the ESDCTL module, which interfaces Mobile DDR or SDR SDRAM. Table 31, Table 32, Table 33, Table 34, Table 35, and Table 36 list the timing parameters.






Table 31. DDR/	SDR SDRAM Read	d Cycle Timing	Parameters
----------------	----------------	----------------	------------

ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	—	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0	—	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8	_	ns
SD6	Address setup time	tAS	2.0	—	ns
SD7	Address hold time	tAH	1.8	—	ns
SD8	SDRAM access time	tAC	_	6.47	ns



ID	Parameter	Symbol	Min	Max	Unit
SD9	Data out hold time <sup>1</sup>	tOH	1.8	—	ns
SD10	Active to read/write command period	tRC	10	—	clock

#### Table 31. DDR/SDR SDRAM Read Cycle Timing Parameters (continued)

<sup>1</sup> Timing parameters are relevant only to SDR SDRAM. For the specific DDR SDRAM data related timing parameters, see Table 35 and Table 36.

### NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value. SD1 + SD2 does not exceed 7.5 ns for 133 MHz.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 31 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.






Figure 34. SDR SDRAM Write Cycle Timing Diagram

ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	—	ns
SD4	CS, RAS, CAS, WE, DQM, CKE setup time	tCMS	2.0	—	ns
SD5	CS, RAS, CAS, WE, DQM, CKE hold time	tCMH	1.8	—	ns
SD6	Address setup time	tAS	2.0	—	ns
SD7	Address hold time	tAH	1.8	—	ns
SD11	Precharge cycle period <sup>1</sup>	tRP	1	4	clock
SD12	Active to read/write command delay <sup>1</sup>	tRCD	1	8	clock



ID	Parameter	Symbol	Min	Мах	Unit
SD13	Data setup time	tDS	2.0	_	ns
SD14	Data hold time	tDH	1.3		ns


<sup>1</sup> SD11 and SD12 are determined by SDRAM controller register settings.

## NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 32 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.







ID	Parameter	Symbol	Min	Max	Unit
SD1	SDRAM clock high-level width	tCH	3.4	4.1	ns
SD2	SDRAM clock low-level width	tCL	3.4	4.1	ns
SD3	SDRAM clock cycle time	tCK	7.5	_	ns
SD6	Address setup time	tAS	1.8	_	ns
SD7	Address hold time	tAH	1.8	_	ns
SD10	Precharge cycle period <sup>1</sup>	tRP	1	4	clock
SD11	Auto precharge command period <sup>1</sup>	tRC	2	20	clock

### **Table 33. SDRAM Refresh Timing Parameters**

<sup>1</sup> SD10 and SD11 are determined by SDRAM controller register settings.


### NOTE

SDR SDRAM CLK parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 33 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.





## Figure 36. SDRAM Self-Refresh Cycle Timing Diagram

## NOTE

The clock will continue to run unless both CKEs are low. Then the clock will be stopped in low state.

### Table 34. SDRAM Self-Refresh Cycle Timing Parameters

ID	Parameter	Symbol	Min	Max	Unit
SD16	CKE output delay time	tCKS	1.8	_	ns






Figure 37. Mobile DDR SDRAM Write Cycle Timing Diagram

### Table 35. Mobile DDR SDRAM Write Cycle Timing Parameters<sup>1</sup>

ID	Parameter	Symbol	Min	Мах	Unit
SD17	DQ & DQM setup time to DQS	tDS	0.95	_	ns
SD18	DQ & DQM hold time to DQS	tDH	0.95	_	ns
SD19	Write cycle DQS falling edge to SDCLK output delay time.	tDSS	1.8	_	ns
SD20	Write cycle DQS falling edge to SDCLK output hold time.	tDSH	1.8	_	ns

<sup>1</sup> Test condition: Measured using delay line 5 programmed as follows: ESDCDLY5[15:0] = 0x0703.

### NOTE

SDRAM CLK and DQS related parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 35 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.






Figure 38. Mobile DDR SDRAM DQ versus DQS and SDCLK Read Cycle Timing Diagram

ID	Parameter	Symbol	Min	Max	Unit
SD21	DQS – DQ Skew (defines the Data valid window in read cycles related to DQS).	tDQSQ		0.85	ns
SD22	DQS DQ HOLD time from DQS	tQH	2.3	_	ns
SD23	DQS output access time from SDCLK posedge	tDQSCK	_	6.7	ns

## Table 36. Mobile DDR SDRAM Read Cycle Timing Parameters

### NOTE

SDRAM CLK and DQS related parameters are being measured from the 50% point—that is, high is defined as 50% of signal value and low is defined as 50% of signal value.

### NOTE

The timing parameters are similar to the ones used in SDRAM data sheets—that is, Table 36 indicates SDRAM requirements. All output signals are driven by the ESDCTL at the negative edge of SDCLK and the parameters are measured at maximum memory frequency.

## 4.3.10 ETM Electrical Specifications

ETM is an ARM protocol. The timing specifications in this section are given as a guide for a TPA that supports TRACECLK frequencies up to 133 MHz.

Figure 39 depicts the TRACECLK timings of ETM, and Table 37 lists the timing parameters.




Figure 39. ETM TRACECLK Timing Diagram



ID	Parameter	Min	Max	Unit
T <sub>cyc</sub>	Clock period	Frequency dependent		ns
T <sub>wl</sub>	Low pulse width	2	_	ns
T <sub>wh</sub>	High pulse width	2	_	ns
Tr	Clock and data rise time	_	3	ns
Τ <sub>f</sub>	Clock and data fall time	_	3	ns

### Table 37. ETM TRACECLK Timing Parameters

Figure 40 depicts the setup and hold requirements of the trace data pins with respect to TRACECLK, and Table 38 lists the timing parameters.




Figure 40. Trace Data Timing Diagram

Table 38. ETM Trace Data Timing Parameters

ID	Parameter	Min	Max	Unit
Τ <sub>s</sub>	Data setup	2	_	ns
T <sub>h</sub>	Data hold	1		ns

## 4.3.10.1 Half-Rate Clocking Mode

When half-rate clocking is used, the trace data signals are sampled by the TPA on both the rising and falling edges of TRACECLK, where TRACECLK is half the frequency of the clock shown in Figure 40.

## 4.3.11 FIR Electrical Specifications

FIR implements asynchronous infrared protocols (FIR, MIR) that are defined by IrDA<sup>®</sup> (Infrared Data Association). Refer to http://www.IrDA.org for details on FIR and MIR protocols.

## 4.3.12 Fusebox Electrical Specifications

Ref. Num	Description	Symbol	Minimum	Typical	Maximum	Units
1	Program time for eFuse <sup>1</sup>	t <sub>program</sub>	125	_	—	μs

### **Table 39. Fusebox Timing Characteristics**

<sup>1</sup> The program length is defined by the value defined in the epm\_pgm\_length[2:0] bits of the IIM module. The value to program is based on a 32 kHz clock source (4 \* 1/32 kHz = 125 μs)



# 4.3.13 I<sup>2</sup>C Electrical Specifications

This section describes the electrical information of the  $I^2C$  Module.

# 4.3.13.1 I<sup>2</sup>C Module Timing

Figure 41 depicts the timing of  $I^2C$  module. Table 40 lists the  $I^2C$  module timing parameters where the I/O supply is 2.7 V. 1




Figure 41. I<sup>2</sup>C Bus Timing Diagram

	Devenueter	Standard Mode		Fast Mode		11
ID	Parameter	Min	Max	Min	Max	Unit
IC1	I2CLK cycle time	10	—	2.5	_	μs
IC2	Hold time (repeated) START condition	4.0	—	0.6		μs
IC3	Set-up time for STOP condition	4.0	—	0.6		μs
IC4	Data hold time	0 <sup>1</sup>	3.45 <sup>2</sup>	0 <sup>1</sup>	0.9 <sup>2</sup>	μs
IC5	HIGH Period of I2CLK Clock	4.0	—	0.6		μs
IC6	LOW Period of the I2CLK Clock	4.7	—	1.3		μs
IC7	Set-up time for a repeated START condition	4.7	—	0.6		μs
IC8	Data set-up time	250	—	100 <sup>3</sup>		ns
IC9	Bus free time between a STOP and START condition	4.7	—	1.3		μs
IC10	Rise time of both I2DAT and I2CLK signals	—	1000	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC11	Fall time of both I2DAT and I2CLK signals		300	20+0.1C <sub>b</sub> <sup>4</sup>	300	ns
IC12	Capacitive load for each bus line (C <sub>b</sub> )	—	400	—	400	pF

## Table 40. I<sup>2</sup>C Module Timing Parameters—I<sup>2</sup>C Pin I/O Supply=2.7 V

<sup>1</sup> A device must internally provide a hold time of at least 300 ns for I2DAT signal in order to bridge the undefined region of the falling edge of I2CLK.

<sup>2</sup> The maximum hold time has to be met only if the device does not stretch the LOW period (ID IC6) of the I2CLK signal.

<sup>3</sup> A Fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement of set-up time (ID IC7) of 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the I2CLK signal. If such a device does stretch the LOW period of the I2CLK signal, it must output the next data bit to the I2DAT line max\_rise\_time (ID No IC10) + data\_setup\_time (ID No IC8) = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the I2CLK line is released.

<sup>4</sup>  $C_b$  = total capacitance of one bus line in pF.

# 4.3.14 IPU—Sensor Interfaces

## 4.3.14.1 Supported Camera Sensors

Table 41 lists the known supported camera sensors at the time of publication.

Vendor	Model
Conexant	CX11646, CX20490 <sup>2</sup> , CX20450 <sup>2</sup>
Agilant	HDCP-2010, ADCS-1021 <sup>2</sup> , ADCS-1021 <sup>2</sup>
Toshiba	TC90A70
ICMedia	ICM202A, ICM102 <sup>2</sup>
iMagic	IM8801
Transchip	TC5600, TC5600J, TC5640, TC5700, TC6000
Fujitsu	MB86S02A
Micron	MI-SOC-0133
Matsushita	MN39980
STMicro	W6411, W6500, W6501 <sup>2</sup> , W6600 <sup>2</sup> , W6552 <sup>2</sup> , STV0974 <sup>2</sup>
OmniVision	OV7620, OV6630
Sharp	LZ0P3714 (CCD)
Motorola	MC30300 (Python) <sup>2</sup> , SCM20014 <sup>2</sup> , SCM20114 <sup>2</sup> , SCM22114 <sup>2</sup> , SCM20027 <sup>2</sup>
National Semiconductor	LM9618 <sup>2</sup>

Table 41.	Supported	Camera	Sensors <sup>1</sup>
14010 111	• • • • • • • • • • •	• aniona	

<sup>1</sup> Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only camera suppliers.

<sup>2</sup> These sensors not validated at time of publication.

## 4.3.14.2 Functional Description

There are three timing modes supported by the IPU.

## 4.3.14.2.1 Pseudo BT.656 Video Mode


Smart camera sensors, which include imaging processing, usually support video mode transfer. They use an embedded timing syntax to replace the SENSB\_VSYNC and SENSB\_HSYNC signals. The timing syntax is defined by the BT.656 standard.

This operation mode follows the recommendations of ITU BT.656 specifications. The only control signal used is SENSB\_PIX\_CLK. Start-of-frame and active-line signals are embedded in the data stream. An active line starts with a SAV code and ends with a EAV code. In some cases, digital blanking is inserted in between EAV and SAV code. The CSI decodes and filters out the timing-coding from the data stream, thus recovering SENSB\_VSYNC and SENSB\_HSYNC signals for internal use.



## 4.3.14.2.2 Gated Clock Mode

The SENSB\_VSYNC, SENSB\_HSYNC, and SENSB\_PIX\_CLK signals are used in this mode. See Figure 42.



rising edge on SENSB VSYNC (all the timings correspond to str

A frame starts with a rising edge on SENSB\_VSYNC (all the timings correspond to straight polarity of the corresponding signals). Then SENSB\_HSYNC goes to high and hold for the entire line. Pixel clock is valid as long as SENSB\_HSYNC is high. Data is latched at the rising edge of the valid pixel clocks. SENSB\_HSYNC goes to low at the end of line. Pixel clocks then become invalid and the CSI stops receiving data from the stream. For next line the SENSB\_HSYNC timing repeats. For next frame the SENSB\_VSYNC timing repeats.

## 4.3.14.2.3 Non-Gated Clock Mode

The timing is the same as the gated-clock mode (described in Section 4.3.14.2.2, "Gated Clock Mode," on page 52), except for the SENSB\_HSYNC signal, which is not used. See Figure 43. All incoming pixel clocks are valid and will cause data to be latched into the input FIFO. The SENSB\_PIX\_CLK signal is inactive (states low) until valid data is going to be transmitted over the bus.




Figure 43. Non-Gated Clock Mode Timing Diagram



The timing described in Figure 43 is that of a Motorola sensor. Some other sensors may have a slightly different timing. The CSI can be programmed to support rising/falling-edge triggered SENSB\_VSYNC; active-high/low SENSB\_HSYNC; and rising/falling-edge triggered SENSB\_PIX\_CLK.

## 4.3.14.3 Electrical Characteristics

Figure 44 depicts the sensor interface timing, and Table 42 lists the timing parameters.




Figure 44. Sensor Interface Timing Diagram

ID	Parameter	Symbol	Min.	Max.	Units
IP1	Sensor input clock frequency	Fmck	0.01	133	MHz
IP2	Data and control setup time	Tsu	5	_	ns
IP3	Data and control holdup time	Thd	3	—	ns
IP4	Sensor output (pixel) clock frequency	Fpck	0.01	133	MHz

Table 42. Sensor Interface Timing Parameters<sup>1</sup>

<sup>1</sup> The timing specifications for Figure 43 are referenced to the rising edge of SENS\_PIX\_CLK when the SENS\_PIX\_CLK\_POL bit in the CSI\_SENS\_CONF register is cleared. When the SENS\_PIX\_CLK\_POL is set, the clock is inverted and all timing specifications will remain the same but are referenced to the falling edge of the clock.

# 4.3.15 IPU–Display Interfaces

## 4.3.15.1 Supported Display Components

Table 43 lists the known supported display components at the time of publication.



Туре	Vendor	Model
TFT displays (memory-less)	Sharp (HR-TFT Super Mobile LCD family)	LQ035Q7 DB02, LM019LC1Sxx
	Samsung (QCIF and QVGA TFT modules for mobile phones)	LTS180S1-HF1, LTS180S3-HF1, LTS350Q1-PE1, LTS350Q1-PD1, LTS220Q1-HE1 <sup>2</sup>
	Toshiba (LTM series)	LTM022P806 <sup>2</sup> , LTM04C380K <sup>2</sup> , LTM018A02A <sup>2</sup> , LTM020P332 <sup>2</sup> , LTM021P337 <sup>2</sup> , LTM019P334 <sup>2</sup> , LTM022A783 <sup>2</sup> , LTM022A05ZZ <sup>2</sup>
	NEC	NL6448BC20-08E, NL8060BC31-27
Display controllers	Epson	S1D15xxx series, S1D19xxx series, S1D13713, S1D13715
	Solomon Systech	SSD1301 (OLED), SSD1828 (LDCD)
	Hitachi	HD66766, HD66772
	ATI	W2300
Smart display modules	Epson	L1F10043 T <sup>2</sup> , L1F10044 T <sup>2</sup> , L1F10045 T <sup>2</sup> , L2D22002 <sup>2</sup> , L2D20014 <sup>2</sup> , L2F50032 <sup>2</sup> , L2D25001 T <sup>2</sup>
	Hitachi	120 160 65K/4096 C-STN (#3284 LTD-1398-2) based on HD 66766 controller
	Densitron Europe LTD	All displays with MPU 80/68K series interface and serial peripheral interface
	Sharp	LM019LC1Sxx
	Sony	ACX506AKM
Digital video encoders	Analog Devices	ADV7174/7179
(for TV)	Crystal (Cirrus Logic)	CS49xx series
	Focus	FS453/4

<sup>1</sup> Freescale Semiconductor does not recommend one supplier over another and in no way suggests that these are the only display component suppliers.

<sup>2</sup> These display components not validated at time of publication.

## 4.3.15.2 Synchronous Interfaces

## 4.3.15.2.1 Interface to Active Matrix TFT LCD Panels, Functional Description

Figure 45 depicts the LCD interface timing for a generic active matrix color TFT panel. In this figure signals are shown with negative polarity. The sequence of events for active matrix interface timing is:

- DISPB\_D3\_CLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, DISPB\_D3\_CLK runs continuously.
- DISPB\_D3\_HSYNC causes the panel to start a new line.
- DISPB\_D3\_VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.



• DISPB\_D3\_DRDY acts like an output enable signal to the CRT display. This output enables the data to be shifted onto the display. When disabled, the data is invalid and the trace is off.




Figure 45. Interface Timing Diagram for TFT (Active Matrix) Panels

## 4.3.15.2.2 Interface to Active Matrix TFT LCD Panels, Electrical Characteristics

Figure 46 depicts the horizontal timing (timing of one line), including both the horizontal sync pulse and the data. All figure parameters shown are programmable. The timing images correspond to inverse polarity of the DISPB\_D3\_CLK signal and active-low polarity of the DISPB\_D3\_HSYNC, DISPB\_D3\_VSYNC and DISPB\_D3\_DRDY signals.




Figure 47 depicts the vertical timing (timing of one frame). All figure parameters shown are programmable.






Figure 47. TFT Panels Timing Diagram—Vertical Sync Pulse

Table 44 shows timing parameters of signals presented in Figure 46 and Figure 47.

ID	Parameter	Symbol	Value	Units
IP5	Display interface clock period	Tdicp	Tdicp <sup>1</sup>	ns
IP6	Display pixel clock period	Tdpcp	(DISP3_IF_CLK_CNT_D+1) * Tdicp	ns
IP7	Screen width	Tsw	(SCREEN_WIDTH+1) * Tdpcp	ns
IP8	HSYNC width	Thsw	(H_SYNC_WIDTH+1) * Tdpcp	ns
IP9	Horizontal blank interval 1	Thbi1	BGXP * Tdpcp	ns
IP10	Horizontal blank interval 2	Thbi2	(SCREEN_WIDTH – BGXP – FW) * Tdpcp	ns
IP11	HSYNC delay	Thsd	H_SYNC_DELAY * Tdpcp	ns
IP12	Screen height	Tsh	(SCREEN_HEIGHT+1) * Tsw	ns
IP13	VSYNC width	Tvsw	if V_SYNC_WIDTH_L = 0 than (V_SYNC_WIDTH+1) * Tdpcp else (V_SYNC_WIDTH+1) * Tsw	ns
IP14	Vertical blank interval 1	Tvbi1	BGYP * Tsw	ns
IP15	Vertical blank interval 2	Tvbi2	(SCREEN_HEIGHT – BGYP – FH) * Tsw	ns

Table 44, Sv	nchronous Dis	splay Interface	Timing Paramete	ers—Pixel Level
1001C 44. Oy	nonious bis	splay internace	, inning i aramet	

<sup>1</sup> Display interface clock period immediate value.

$$Tdicp = \begin{cases} T_{HSP\_CLK} \cdot \frac{DISP3\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD}, & for integer \frac{DISP3\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD} \\ T_{HSP\_CLK} \cdot \left(floor\left[\frac{DISP3\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD}\right] + 0.5 \pm 0.5\right), & for fractional \frac{DISP3\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD} \end{cases}$$

Display interface clock period average value.

$$\overline{T}dicp = T_{HSP\_CLK} \cdot \frac{DISP3\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD}$$



## NOTE

HSP\_CLK is the High-Speed Port Clock, which is the input to the Image Processing Unit (IPU). Its frequency is controlled by the Clock Control Module (CCM) settings. The HSP\_CLK frequency must be greater than or equal to the AHB clock frequency.

The SCREEN\_WIDTH, SCREEN\_HEIGHT, H\_SYNC\_WIDTH, V\_SYNC\_WIDTH, BGXP, BGYP and V\_SYNC\_WIDTH\_L parameters are programmed via the SDC\_HOR\_CONF, SDC\_VER\_CONF, SDC\_BG\_POS Registers. The FW and FH parameters are programmed for the corresponding DMA channel. The DISP3\_IF\_CLK\_PER\_WR, HSP\_CLK\_PERIOD and DISP3\_IF\_CLK\_CNT\_D parameters are programmed via the DI\_DISP3\_TIME\_CONF, DI\_HSP\_CLK\_PER and DI\_DISP\_ACC\_CC Registers.

Figure 48 depicts the synchronous display interface timing for access level, and Table 45 lists the timing parameters. The DISP3\_IF\_CLK\_DOWN\_WR and DISP3\_IF\_CLK\_UP\_WR parameters are set via the DI\_DISP3\_TIME\_CONF Register.




Figure 48. Synchronous Display Interface Timing Diagram—Access Level

	-			-		
ID	Parameter	Symbol	Min	Typ <sup>1</sup>	Мах	Units
IP16	Display interface clock low time	Tckl	Tdicd-Tdicu-1.5	Tdicd <sup>2</sup> –Tdicu <sup>3</sup>	Tdicd-Tdicu+1.5	ns
IP17	Display interface clock high time	Tckh	Tdicp-Tdicd+Tdicu-1.5	Tdicp-Tdicd+Tdicu	Tdicp-Tdicd+Tdicu+1.5	ns
IP18	Data setup time	Tdsu	Tdicd-3.5	Tdicu	—	ns
IP19	Data holdup time	Tdhd	Tdicp-Tdicd-3.5	Tdicp-Tdicu	—	ns
IP20	Control signals setup time to display interface clock	Tcsu	Tdicd–3.5	Tdicu	—	ns

 Table 45. Synchronous Display Interface Timing Parameters—Access Level

<sup>1</sup> The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

<sup>2</sup> Display interface clock down time

$$\operatorname{dicd} = \frac{1}{2} \operatorname{T}_{\operatorname{HSP}_{\operatorname{CLK}}} \cdot \operatorname{ceil} \left[ \frac{2 \cdot \operatorname{DISP3}_{\operatorname{IF}_{\operatorname{CLK}}} \operatorname{DOWN}_{\operatorname{WR}}}{\operatorname{HSP}_{\operatorname{CLK}} \operatorname{PERIOD}} \right]$$




<sup>3</sup> Display interface clock up time

 $Tdicu = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[\frac{2 \cdot DISP3\_IF\_CLK\_UP\_WR}{HSP\_CLK\_PERIOD}\right]$ 

where CEIL(X) rounds the elements of X to the nearest integers towards infinity.

## 4.3.15.3 Interface to Sharp HR-TFT Panels

Figure 49 depicts the Sharp HR-TFT panel interface timing, and Table 46 lists the timing parameters. The CLS\_RISE\_DELAY, CLS\_FALL\_DELAY, PS\_FALL\_DELAY, PS\_RISE\_DELAY, REV\_TOGGLE\_DELAY parameters are defined in the SDC\_SHARP\_CONF\_1 and SDC\_SHARP\_CONF\_2 registers. For other Sharp interface timing characteristics, refer to Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics," on page 55. The timing images correspond to straight polarity of the Sharp signals.



Example is drawn with FW+1=320 pixel/line, FH+1=240 lines. SPL pulse width is fixed and aligned to the first data of the line. REV toggles every HSYNC period.





ID	Parameter	Symbol	Value	Units
IP21	SPL rise time	Tsplr	(BGXP – 1) * Tdpcp	ns
IP22	CLS rise time	Tclsr	CLS_RISE_DELAY * Tdpcp	ns
IP23	CLS fall time	Tclsf	CLS_FALL_DELAY * Tdpcp	ns
IP24	CLS rise and PS fall time	Tpsf	PS_FALL_DELAY * Tdpcp	ns
IP25	PS rise time	Tpsr	PS_RISE_DELAY * Tdpcp	ns
IP26	REV toggle time	Trev	REV_TOGGLE_DELAY * Tdpcp	ns

#### Table 46. Sharp Synchronous Display Interface Timing Parameters—Pixel Level

## 4.3.15.4 Synchronous Interface to Dual-Port Smart Displays

Functionality and electrical characteristics of the synchronous interface to dual-port smart displays are identical to parameters of the synchronous interface. See Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics" on page 55.

## 4.3.15.4.1 Interface to a TV Encoder, Functional Description

The interface has an 8-bit data bus, transferring a single 8-bit value (Y/U/V) in each cycle. The bits D7–D0 of the value are mapped to bits LD17–LD10 of the data bus, respectively. Figure 50 depicts the interface timing,

- The frequency of the clock DISPB\_D3\_CLK is 27 MHz (within 10%).
- The DISPB\_D3\_HSYNC, DISPB\_D3\_VSYNC and DISPB\_D3\_DRDY signals are active low.
- The transition to the next row is marked by the negative edge of the DISPB\_D3\_HSYNC signal. It remains low for a single clock cycle.
- The transition to the next field/frame is marked by the negative edge of the DISPB\_D3\_VSYNC signal. It remains low for at least one clock cycle.
  - At a transition to an odd field (of the next frame), the negative edges of DISPB\_D3\_VSYNC and DISPB\_D3\_HSYNC coincide.
  - At a transition to an even field (of the same frame), they do not coincide.
- The active intervals—during which data is transferred—are marked by the DISPB\_D3\_HSYNC signal being high.







Figure 50. TV Encoder Interface Timing Diagram





## 4.3.15.4.2 Interface to a TV Encoder, Electrical Characteristics

The timing characteristics of the TV encoder interface are identical to the synchronous display characteristics. See Section 4.3.15.2.2, "Interface to Active Matrix TFT LCD Panels, Electrical Characteristics" on page 55.

## 4.3.15.5 Asynchronous Interfaces

## 4.3.15.5.1 Parallel Interfaces, Functional Description

The IPU supports the following asynchronous parallel interfaces:

- System 80 interface
  - Type 1 (sampling with the chip select signal) with and without byte enable signals.
  - Type 2 (sampling with the read and write signals) with and without byte enable signals.
- System 68k interface
  - Type 1 (sampling with the chip select signal) with or without byte enable signals.
  - Type 2 (sampling with the read and write signals) with or without byte enable signals.

For each of four system interfaces, there are three burst modes:


- 1. Burst mode without a separate clock. The burst length is defined by the corresponding parameters of the IDMAC (when data is transferred from the system memory) of by the HBURST signal (when the MCU directly accesses the display via the slave AHB bus). For system 80 and system 68k type 1 interfaces, data is sampled by the CS signal and other control signals changes only when transfer direction is changed during the burst. For type 2 interfaces, data is sampled by the WR/RD signals (system 80) or by the ENABLE signal (system 68k) and the CS signal stays active during the whole burst.
- 2. Burst mode with the separate clock DISPB\_BCLK. In this mode, data is sampled with the DISPB\_BCLK clock. The CS signal stays active during whole burst transfer. Other controls are changed simultaneously with data when the bus state (read, write or wait) is altered. The CS signals and other controls move to non-active state after burst has been completed.
- 3. Single access mode. In this mode, slave AHB and DMA burst are broken to single accesses. The data is sampled with CS or other controls according the interface type as described above. All controls (including CS) become non-active for one display interface clock after each access. This mode corresponds to the ATI single access mode.

Both system 80 and system 68k interfaces are supported for all described modes as depicted in Figure 51, Figure 52, Figure 53, and Figure 54. These timing images correspond to active-low DISPB\_D#\_CS, DISPB\_D#\_WR and DISPB\_D#\_RD signals.

Additionally, the IPU allows a programmable pause between two burst. The pause is defined in the HSP\_CLK cycles. It allows to avoid timing violation between two sequential bursts or two accesses to different displays. The range of this pause is from 4 to 19 HSP\_CLK cycles.








Single access mode (all control signals are not active for one display interface clock after each display access)








Single access mode (all control signals are not active for one display interface clock after each display access)

Figure 52. Asynchronous Parallel System 80 Interface (Type 2) Burst Mode Timing Diagram






Single access mode (all control signals are not active for one display interface clock after each display access)

### Figure 53. Asynchronous Parallel System 68k Interface (Type 1) Burst Mode Timing Diagram






Single access mode (all control signals are not active for one display interface clock after each display access)

### Figure 54. Asynchronous Parallel System 68k Interface (Type 2) Burst Mode Timing Diagram

Display read operation can be performed with wait states when each read access takes up to 4 display interface clock cycles according to the DISP0\_RD\_WAIT\_ST parameter in the DI\_DISP0\_TIME\_CONF\_3, DI\_DISP1\_TIME\_CONF\_3, DI\_DISP2\_TIME\_CONF\_3 Registers. Figure 55 shows timing of the parallel interface with read wait states.





# 4.3.15.5.2 Parallel Interfaces, Electrical Characteristics

Figure 56, Figure 58, Figure 57, and Figure 59 depict timing of asynchronous parallel interfaces based on the system 80 and system 68k interfaces. Table 47 lists the timing parameters at display access level. All timing images are based on active low control signals (signals polarity is controlled via the DI\_DISP\_SIG\_POL Register).






Figure 56. Asynchronous Parallel System 80 Interface (Type 1) Timing Diagram






Figure 57. Asynchronous Parallel System 80 Interface (Type 2) Timing Diagram






Figure 58. Asynchronous Parallel System 68k Interface (Type 1) Timing Diagram






Figure 59. Asynchronous	Parallel System 68	k Interface (Type 2)	Timing Diagram
-------------------------	--------------------	----------------------	----------------

Table 47. Asynchronous Parallel Interfac	e Timing Parameters—Access Level
--	----------------------------------

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP27	Read system cycle time	Tcycr	Tdicpr–1.5	Tdicpr <sup>2</sup>	Tdicpr+1.5	ns
IP28	Write system cycle time	Tcycw	Tdicpw-1.5	Tdicpw <sup>3</sup>	Tdicpw+1.5	ns
IP29	Read low pulse width	Trl	Tdicdr-Tdicur-1.5	Tdicdr <sup>4</sup> –Tdicur <sup>5</sup>	Tdicdr-Tdicur+1.5	ns
IP30	Read high pulse width	Trh	Tdicpr-Tdicdr+Tdicur-1.5	Tdicpr–Tdicdr+ Tdicur	Tdicpr-Tdicdr+Tdicur+1.5	ns
IP31	Write low pulse width	Twl	Tdicdw-Tdicuw-1.5	Tdicdw <sup>6</sup> –Tdicuw <sup>7</sup>	Tdicdw-Tdicuw+1.5	ns
IP32	Write high pulse width	Twh	Tdicpw–Tdicdw+ Tdicuw–1.5	Tdicpw–Tdicdw+ Tdicuw	Tdicpw–Tdicdw+ Tdicuw+1.5	ns
IP33	Controls setup time for read	Tdcsr	Tdicur-1.5	Tdicur	—	ns
IP34	Controls hold time for read	Tdchr	Tdicpr-Tdicdr-1.5	Tdicpr-Tdicdr	—	ns
IP35	Controls setup time for write	Tdcsw	Tdicuw–1.5	Tdicuw	—	ns



ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP36	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw–Tdicdw	—	ns
IP37	Slave device data delay <sup>8</sup>	Tracc	0	—	Tdrp <sup>9</sup> –Tlbd <sup>10</sup> –Tdicur–1.5	ns
IP38	Slave device data hold time <sup>8</sup>	Troh	Tdrp-Tlbd-Tdicdr+1.5	—	Tdicpr-Tdicdr-1.5	ns
IP39	Write data setup time	Tds	Tdicdw-1.5	Tdicdw	—	ns
IP40	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw–Tdicdw	—	ns
IP41	Read period <sup>2</sup>	Tdicpr	Tdicpr-1.5	Tdicpr	Tdicpr+1.5	ns
IP42	Write period <sup>3</sup>	Tdicpw	Tdicpw-1.5	Tdicpw	Tdicpw+1.5	ns
IP43	Read down time <sup>4</sup>	Tdicdr	Tdicdr-1.5	Tdicdr	Tdicdr+1.5	ns
IP44	Read up time <sup>5</sup>	Tdicur	Tdicur-1.5	Tdicur	Tdicur+1.5	ns
IP45	Write down time <sup>6</sup>	Tdicdw	Tdicdw-1.5	Tdicdw	Tdicdw+1.5	ns
IP46	Write up time <sup>7</sup>	Tdicuw	Tdicuw-1.5	Tdicuw	Tdicuw+1.5	ns
IP47	Read time point <sup>9</sup>	Tdrp	Tdrp–1.5	Tdrp	Tdrp+1.5	ns

#### Table 47. Asynchronous Parallel Interface Timing Parameters—Access Level (continued)

<sup>1</sup>The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

<sup>2</sup> Display interface clock period value for read:

Tdicpr = T<sub>HSP\_CLK</sub> ceil <u>DISP#\_IF\_CLK\_PER\_RD</u> HSP\_CLK\_PERIOD

 $[dicpw = T_{HSP_CLK} \cdot ceil \left[ \frac{DISP\#_IF_CLK_PER_WR}{HSP_CLK_PERIOD} \right]$ 

4 Display interface clock down time for read: cail[2 · DISP#\_IF\_CLK\_DOWN\_RD]  $\Gamma dicdr = \frac{1}{T}T$ 

$$= \frac{1}{2} T_{\text{HSP}_{\text{CLK}}} \cdot cell = \frac{1}{2} H_{\text{SP}_{\text{CLK}}} + cell = \frac{1}{2} H_{\text{SP}_{\text{CLK}}$$

- Display interface clock up time for read:  $\Gamma dicur = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#\_IF\_CLK\_UP\_RD}{HSP\_CLK\_PERIOD}\right]$ 5
- <sup>6</sup> Display interface clock down time for write:  $Tdicdw = \frac{1}{2}T_{HSP_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#_IF_CLK_DOWN_WR}{HSP_CLK_PERIOD}\right]$
- <sup>7</sup> Display interface clock up time for write:

 $\label{eq:clcuw} \ensuremath{\texttt{I}}\xspace{-1pt} dicuw = \frac{1}{2}\ensuremath{\texttt{T}}\xspace{-1pt} HSP\_CLK \cdot ceil \left[ \frac{2 \cdot DISP\#\_IF\_CLK\_UP\_WR}{HSP\_CLK\_PERIOD} \right]$ 

<sup>8</sup> This parameter is a requirement to the display connected to the IPU

9 Data read point

 $\Gamma drp = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_READ\_EN}{HSP\_CLK\_PERIOD} \right]$ 

<sup>10</sup> Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.

<sup>&</sup>lt;sup>3</sup> Display interface clock period value for write:



The DISP#\_IF\_CLK\_PER\_WR, DISP#\_IF\_CLK\_PER\_RD, HSP\_CLK\_PERIOD, DISP#\_IF\_CLK\_DOWN\_WR, DISP#\_IF\_CLK\_UP\_WR, DISP#\_IF\_CLK\_DOWN\_RD, DISP#\_IF\_CLK\_UP\_RD and DISP#\_READ\_EN parameters are programmed via the DI\_DISP#\_TIME\_CONF\_1, DI\_DISP#\_TIME\_CONF\_2 and DI\_HSP\_CLK\_PER Registers.

## 4.3.15.5.3 Serial Interfaces, Functional Description

The IPU supports the following types of asynchronous serial interfaces:

- 3-wire (with bidirectional data line)
- 4-wire (with separate data input and output lines)
- 5-wire type 1 (with sampling RS by the serial clock)
- 5-wire type 2 (with sampling RS by the chip select signal)

Figure 60 depicts timing of the 3-wire serial interface. The timing images correspond to active-low DISPB\_D#\_CS signal and the straight polarity of the DISPB\_SD\_D\_CLK signal.

For this interface, a bidirectional data line is used outside the device. The IPU still uses separate input and output data lines (IPP\_IND\_DISPB\_SD\_D and IPP\_DO\_DISPB\_SD\_D). The I/O mux should provide joining the internal data lines to the bidirectional external line according to the IPP\_OBE\_DISPB\_SD\_D signal provided by the IPU.

Each data transfer can be preceded by an optional preamble with programmable length and contents. The preamble is followed by read/write (RW) and address (RS) bits. The order of the these bits is programmable. The RW bit can be disabled. The following data can consist of one word or of a whole burst. The interface parameters are controlled by the DI\_SER\_DISP1\_CONF and DI\_SER\_DISP2\_CONF Registers.




Figure 60. 3-Wire Serial Interface Timing Diagram

Figure 61 depicts timing of the 4-wire serial interface. For this interface, there are separate input and output data lines both inside and outside the device.








Figure 61. 4-Wire Serial Interface Timing Diagram

Figure 62 depicts timing of the 5-wire serial interface (Type 1). For this interface, a separate RS line is added. When a burst is transmitted within single active chip select interval, the RS can be changed at boundaries of words.



	Write	
DISPB_D#_CS -	← → 1 display IF clock cycle	1 display IF
DISPB_SD_D_C DISPB_SD_D <sup>-</sup> (Output) _		D4 \ D3 \ D2 \ D1 \ D0       Output data
DISPB_SD_D <sup>-</sup> (Input) _		
DISPB_SER_RS -		
	Read	
DISPB_D#_CS -	1 display IF clock cycle	1 display IF
DISPB_SD_D_C		
DISPB_SD_D <sup>_</sup> (Output) _		
(00000) _	Preamble	
DISPB_SD_D (Input)	D7 \ D6 \ D5 \	D4 \ D3 \ D2 \ D1 \ D0
DISPB_SER_RS		Input data 🗕

Figure 62. 5-Wire Serial Interface (Type 1) Timing Diagram



Figure 63 depicts timing of the 5-wire serial interface (Type 2). For this interface, a separate RS line is added. When a burst is transmitted within single active chip select interval, the RS can be changed at boundaries of words.




Figure 63. 5-Wire Serial Interface (Type 2) Timing Diagram



### 4.3.15.5.4 Serial Interfaces, Electrical Characteristics

Figure 64 depicts timing of the serial interface. Table 48 lists the timing parameters at display access level.




Figure 64. Asynchronous Serial Interface Timing Diagram

Table 48. Asynchronous Serial Interface	Timing Parameters—Access Level
---	--------------------------------

ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP48	Read system cycle time	Tcycr	Tdicpr–1.5	Tdicpr <sup>2</sup>	Tdicpr+1.5	ns
IP49	Write system cycle time	Tcycw	Tdicpw–1.5	Tdicpw <sup>3</sup>	Tdicpw+1.5	ns
IP50	Read clock low pulse width	Trl	Tdicdr-Tdicur-1.5	Tdicdr <sup>4</sup> –Tdicur <sup>5</sup>	Tdicdr-Tdicur+1.5	ns
IP51	Read clock high pulse width	Trh	Tdicpr–Tdicdr+Tdicur–1.5	Tdicpr–Tdicdr+ Tdicur	Tdicpr-Tdicdr+Tdicur+1.5	ns
IP52	Write clock low pulse width	Twl	Tdicdw-Tdicuw-1.5	Tdicdw <sup>6</sup> –Tdicuw <sup>7</sup>	Tdicdw-Tdicuw+1.5	ns
IP53	Write clock high pulse width	Twh	Tdicpw–Tdicdw+ Tdicuw–1.5	Tdicpw–Tdicdw+ Tdicuw	Tdicpw–Tdicdw+ Tdicuw+1.5	ns
IP54	Controls setup time for read	Tdcsr	Tdicur–1.5	Tdicur	—	ns
IP55	Controls hold time for read	Tdchr	Tdicpr–Tdicdr–1.5	Tdicpr–Tdicdr		ns



ID	Parameter	Symbol	Min.	Typ. <sup>1</sup>	Max.	Units
IP56	Controls setup time for write	Tdcsw	Tdicuw–1.5	Tdicuw	—	ns
IP57	Controls hold time for write	Tdchw	Tdicpw-Tdicdw-1.5	Tdicpw–Tdicdw	—	ns
IP58	Slave device data delay <sup>8</sup>	Tracc	0	—	Tdrp <sup>9</sup> –Tlbd <sup>10</sup> –Tdicur–1.5	ns
IP59	Slave device data hold time <sup>8</sup>	Troh	Tdrp-Tlbd-Tdicdr+1.5	—	Tdicpr-Tdicdr-1.5	ns
IP60	Write data setup time	Tds	Tdicdw-1.5	Tdicdw	—	ns
IP61	Write data hold time	Tdh	Tdicpw-Tdicdw-1.5	Tdicpw-Tdicdw	—	ns
IP62	Read period <sup>2</sup>	Tdicpr	Tdicpr–1.5	Tdicpr	Tdicpr+1.5	ns
IP63	Write period <sup>3</sup>	Tdicpw	Tdicpw–1.5	Tdicpw	Tdicpw+1.5	ns
IP64	Read down time <sup>4</sup>	Tdicdr	Tdicdr-1.5	Tdicdr	Tdicdr+1.5	ns
IP65	Read up time <sup>5</sup>	Tdicur	Tdicur–1.5	Tdicur	Tdicur+1.5	ns
IP66	Write down time <sup>6</sup>	Tdicdw	Tdicdw-1.5	Tdicdw	Tdicdw+1.5	ns
IP67	Write up time <sup>7</sup>	Tdicuw	Tdicuw-1.5	Tdicuw	Tdicuw+1.5	ns
IP68	Read time point <sup>9</sup>	Tdrp	Tdrp–1.5	Tdrp	Tdrp+1.5	ns

#### Table 48. Asynchronous Serial Interface Timing Parameters—Access Level (continued)

<sup>1</sup> The exact conditions have not been finalized, but will likely match the current customer requirement for their specific display. These conditions may be device specific.

<sup>2</sup> Display interface clock period value for read:

 $Tdicpr = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_IF\_CLK\_PER\_RD}{HSP\_CLK\_PERIOD} \right]$ 

<sup>3</sup> Display interface clock period value for write:

 $Tdicpw = T_{HSP\_CLK} \cdot ceil \left[ \frac{DISP\#\_IF\_CLK\_PER\_WR}{HSP\_CLK\_PERIOD} \right]$ 

<sup>4</sup> Display interface clock down time for read:

 $Tdicdr = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#\_IF\_CLK\_DOWN\_RD}{HSP\_CLK\_PERIOD}\right]$ 

<sup>5</sup> Display interface clock up time for read:

 $Tdicur = \frac{1}{2}T_{HSP\_CLK} \cdot ceil \left[\frac{2 \cdot DISP\#\_IF\_CLK\_UP\_RD}{HSP\_CLK\_PERIOD}\right]$ 

<sup>6</sup> Display interface clock down time for write:

$$\label{eq:rdicdw} \ensuremath{\mathsf{Fdicdw}} = \frac{1}{2} \ensuremath{\mathsf{T}}_{\ensuremath{\mathsf{HSP}}\xspace{\mathsf{CLK}}\xspace{\mathsf{CLK}} + \ensuremath{\mathsf{ceil}}\xspace{\mathsf{CLK}} \ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}} \ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{ERIOD}}\xspace{\mathsf{CLK}}\ensuremath{\mathsf{PERIOD}}\xspace{\mathsf{ERIOD$$

<sup>7</sup> Display interface clock up time for write:

$$\label{eq:clk_up_kr} \begin{split} \mathbb{I} dicuw \ = \ \frac{1}{2} T_{\mbox{HSP\_CLK}} \cdot ceil \bigg[ \frac{2 \cdot D \mbox{ISP\#\_F\_CLK\_UP\_WR}}{\mbox{HSP\_CLK\_PERIOD}} \bigg] \end{split}$$

- <sup>8</sup> This parameter is a requirement to the display connected to the IPU.
- <sup>9</sup> Data read point:

 $drp = T_{HSP_CLK} \cdot ceil \left[ \frac{DISP\#_READ_EN}{HSP_CLK_PERIOD} \right]$ 

<sup>10</sup> Loopback delay Tlbd is the cumulative propagation delay of read controls and read data. It includes an IPU output delay, a device-level output delay, board delays, a device-level input delay, an IPU input delay. This value is device specific.



The DISP#\_IF\_CLK\_PER\_WR, DISP#\_IF\_CLK\_PER\_RD, HSP\_CLK\_PERIOD, DISP#\_IF\_CLK\_DOWN\_WR, DISP#\_IF\_CLK\_UP\_WR, DISP#\_IF\_CLK\_DOWN\_RD, DISP#\_IF\_CLK\_UP\_RD and DISP#\_READ\_EN parameters are programmed via the DI\_DISP#\_TIME\_CONF\_1, DI\_DISP#\_TIME\_CONF\_2 and DI\_HSP\_CLK\_PER Registers.

### 4.3.16 Memory Stick Host Controller (MSHC)

Figure 65, Figure 66, and Figure 67 depict the MSHC timings, and Table 49 and Table 50 list the timing parameters.





Figure 66. Transfer Operation Timing Diagram (Serial)






Figure 67. Transfer Operation Timing Diagram (Parallel)

#### NOTE

The Memory Stick Host Controller is designed to meet the timing requirements per Sony's *Memory Stick Pro Format Specifications* document. Tables in this section details the specifications requirements for parallel and serial modes, and not the MCIMX31C timing.

Signal	Parameter	Cumb al	Stand	11	
	Parameter	Symbol	Min.	Max.	Unit
	Cycle	tSCLKc	50		ns
	H pulse length	tSCLKwh	15	_	ns
MSHC_SCLK	L pulse length	tSCLKwl	15	_	ns
	Rise time	tSCLKr	_	10	ns
	Fall time	tSCLKf	—	10	ns
	Setup time	tBSsu	5	_	ns
MSHC_BS	Hold time	tBSh	5	_	ns
	Setup time	tDsu	5	—	ns
MSHC_DATA	Hold time	tDh	5	—	ns
	Output delay time	tDd	—	15	ns

<sup>1</sup> Timing is guaranteed for NVCC from 2.7 through 3.1 V. See NVCC restrictions described in Table 7, "Operating Ranges," on page 12.



Signal	Parameter	Symbol -	Stand	Standards		
	Parameter		Min	Мах	Unit	
	Cycle	tSCLKc	25	_	ns	
	H pulse length	tSCLKwh	5		ns	
MSHC_SCLK	L pulse length	tSCLKwl	5		ns	
	Rise time	tSCLKr	_	10	ns	
	Fall time	tSCLKf	_	10	ns	
	Setup time	tBSsu	8		ns	
MSHC_BS	Hold time	tBSh	1		ns	
	Setup time	tDsu	8		ns	
MSHC_DATA	Hold time	tDh	1		ns	
	Output delay time	tDd	_	15	ns	


 Table 50. Parallel Interface Timing Parameters<sup>1</sup>

<sup>1</sup> Timing is guaranteed for NVCC from 2.7 through 3.1 V. See NVCC restrictions described in Table 7, "Operating Ranges," on page 12.

# 4.3.17 Personal Computer Memory Card International Association (PCMCIA)

Figure 68 and Figure 69 depict the timings pertaining to the PCMCIA module, each of which is an example of one clock of strobe set-up time and one clock of strobe hold time. Table 51 lists the timing parameters.












Figure 69. Read Accesses Timing Diagram—PSHT=1, PSST=1

Table 51. PCMCIA Write and Read	I Timing Parameters
---------------------------------	---------------------

Symbol	Parameter	Min	Max	Unit
PSHT	PCMCIA strobe hold time	0	63	clock
PSST	ST PCMCIA strobe set up time		63	clock
PSL	PCMCIA strobe length	1	128	clock


### 4.3.18 PWM Electrical Specifications

This section describes the electrical information of the PWM. The PWM can be programmed to select one of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before being input to the counter. The output is available at the pulse-width modulator output (PWMO) external pin.



### 4.3.18.1 PWM Timing

Figure 70 depicts the timing of the PWM, and Table 52 lists the PWM timing characteristics.



#### Figure 70. PWM Timing

Table 52.	PWM	Output	Timing	Parameters
-----------	-----	--------	--------	------------

ID	Parameter	Min	Мах	Unit
1	System CLK frequency <sup>1</sup>	0	ipg_clk	MHz
2a	Clock high time	12.29	_	ns
2b	Clock low time	9.91	_	ns
3a	Clock fall time	—	0.5	ns
3b	Clock rise time	—	0.5	ns
4a	Output delay time	—	9.37	ns
4b	Output setup time	8.71	_	ns

<sup>1</sup> CL of PWMO = 30 pF


### 4.3.19 SDHC Electrical Specifications


This section describes the electrical information of the SDHC.

### 4.3.19.1 SDHC Timing

Figure 71 depicts the timings of the SDHC, and Table 53 lists the timing parameters.







#### Figure 71. SDHC Timing Diagram

#### Table 53. SDHC Interface Timing Parameters

ID	Parameter	Symbol	Min	Max	Unit			
Card Inp	Card Input Clock							
SD1	Clock Frequency (Low Speed)	f <sub>PP</sub> <sup>1</sup>	0	400	kHz			
	Clock Frequency (SD/SDIO Full Speed)	f <sub>PP</sub> <sup>2</sup>	0	25	MHz			
	Clock Frequency (MMC Full Speed)	f <sub>PP</sub> <sup>3</sup>	0	20	MHz			
	Clock Frequency (Identification Mode)	f <sub>OD</sub> <sup>4</sup>	100	400	kHz			
SD2	Clock Low Time	t <sub>WL</sub>	10	—	ns			
SD3	Clock High Time	t <sub>WH</sub>	10	—	ns			
SD4	Clock Rise Time	t <sub>TLH</sub>	—	10	ns			
SD5	Clock Fall Time	t <sub>THL</sub>	—	10	ns			
SDHC o	utput / Card inputs CMD, DAT (Reference to CLK)		-					
SD6 SDHC output delay		t <sub>ODL</sub>	-6.5	3	ns			
SDHC ir	SDHC input / Card outputs CMD, DAT (Reference to CLK)							
SD7	SDHC input setup	t <sub>IS</sub>	—	18.5	ns			
SD8	SDHC input hold	t <sub>IH</sub>	—	-11.5	ns			

 $^{1}$  In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 V–3.3 V.

<sup>2</sup> In normal data transfer mode for SD/SDIO card, clock frequency can be any value between 0 MHz–25 MHz.

<sup>3</sup> In normal data transfer mode for MMC card, clock frequency can be any value between 0 MHz–20 MHz.

<sup>4</sup> In card identification mode, card clock must be 100 kHz–400 kHz, voltage ranges from 2.7 V–3.3 V.

### 4.3.20 SIM Electrical Specifications

Each SIM card interface consist of a total of 12 pins (for 2 separate ports of 6 pins each. Mostly one port with 5 pins is used).



The interface is meant to be used with synchronous SIM cards. This means that the SIM module provides a clock for the SIM card to use. The frequency of this clock is normally 372 times the data rate on the TX/RX pins, however SIM module can work with CLK equal to 16 times the data rate on TX/RX pins.

There is no timing relationship between the clock and the data. The clock that the SIM module provides to the aim card will be used by the SIM card to recover the clock from the data much like a standard UART. All six (or 5 in case bi directional TXRX is used) of the pins for each half of the SIM module are asynchronous to each other.

There are no required timing relationships between the signals in normal mode, but there are some in two specific cases: reset and power down sequences.

### 4.3.20.1 General Timing Requirements

Figure 72 shows the timing of the SIM module, and Figure 54 lists the timing parameters.




Figure 72. SIM Clock Timing Diagram

Table 54. SIM Timing Specification—High Drive Strength

Num	Description	Symbol	Min	Max	Unit
1	SIM Clock Frequency (CLK) <sup>1</sup>	S <sub>freq</sub>	0.01	5 (Some new cards may reach 10)	MHz
2	SIM CLK Rise Time <sup>2</sup>	S <sub>rise</sub>	_	20	ns
3	SIM CLK Fall Time <sup>3</sup>	S <sub>fall</sub>	_	20	ns
4	SIM Input Transition Time (RX, SIMPD)	S <sub>trans</sub>	_	25	ns

<sup>1</sup> 50% duty cycle clock

<sup>2</sup> With C = 50pF

<sup>3</sup> With C = 50pF

### 4.3.20.2 Reset Sequence

#### 4.3.20.2.1 Cards with Internal Reset

The sequence of reset for this kind of SIM Cards is as follows (see Figure 73):

- After powerup, the clock signal is enabled on SGCLK (time T0)
- After 200 clock cycles, RX must be high.
- The card must send a response on RX acknowledging the reset between 400 and 40000 clock cycles after T0.






Figure 73. Internal-Reset Card Reset Sequence

#### 4.3.20.2.2 Cards with Active Low Reset

The sequence of reset for this kind of card is as follows (see Figure 74):

- 1. After powerup, the clock signal is enabled on CLK (time T0)
- 2. After 200 clock cycles, RX must be high.
- 3. RST must remain Low for at least 40000 clock cycles after T0 (no response is to be received on RX during those 40000 clock cycles)
- 4. RST is set High (time T1)
- 5. RST must remain High for at least 40000 clock cycles after T1 and a response must be received on RX between 400 and 40000 clock cycles after T1.




Figure 74. Active-Low-Reset Card Reset Sequence



#### 4.3.20.3 Power Down Sequence

Power down sequence for SIM interface is as follows:

- 1. SIMPD port detects the removal of the SIM Card
- 2. RST goes Low
- 3. CLK goes Low
- 4. TX goes Low
- 5. VEN goes Low

Each of this steps is done in one CKIL period (usually 32 kHz). Power down can be started because of a SIM Card removal detection or launched by the processor. Figure 75 and Table 55 show the usual timing requirements for this sequence, with Fckil = CKIL frequency value.




Table 55. Timing Requirements	for Power Down Sequence
-------------------------------	-------------------------

Num	Description	Symbol	Min	Мах	Unit
1	SIM reset to SIM clock stop	S <sub>rst2clk</sub>	0.9*1/FCKIL	0.8	μs
2	SIM reset to SIM TX data low	S <sub>rst2dat</sub>	1.8*1/FCKIL	1.2	μs
3	SIM reset to SIM Voltage Enable Low	S <sub>rst2ven</sub>	2.7*1/FCKIL	1.8	μs
4	SIM Presence Detect to SIM reset Low	S <sub>pd2rst</sub>	0.9*1/FCKIL	25	ns



### 4.3.21 SJC Electrical Specifications

This section details the electrical characteristics for the SJC module. Figure 76 depicts the SJC test clock input timing. Figure 77 depicts the SJC boundary scan timing, Figure 78 depicts the SJC test access port, Figure 79 depicts the SJC TRST timing, and Table 56 lists the SJC timing parameters.





Figure 77. Boundary Scan (JTAG) Timing Diagram





ID	Parameter	All Frequencies		Unit
		Min	Max	onit
SJ1	TCK cycle time	100 <sup>1</sup>	_	ns
SJ2	TCK clock pulse width measured at $V_M^2$	40	_	ns
SJ3	TCK rise and fall times	—	3	ns
SJ4	Boundary scan input data set-up time	10	_	ns
SJ5	Boundary scan input data hold time	50		ns
SJ6	TCK low to output data valid	—	50	ns
SJ7	TCK low to output high impedance	—	50	ns
SJ8	TMS, TDI data set-up time	10	_	ns
SJ9	TMS, TDI data hold time	50	_	ns
SJ10	TCK low to TDO data valid	_	44	ns



ID	Parameter	All Freq	Unit	
		Min	Мах	Ont
SJ11	TCK low to TDO high impedance	_	44	ns
SJ12	TRST assert time	100	_	ns
SJ13	TRST set-up time to TCK low	40	—	ns

#### Table 56. SJC Timing Parameters (continued)

<sup>1</sup> On cases where SDMA TAP is put in the chain, the max TCK frequency is limited by max ratio of 1:8 of SDMA core frequency to TCK limitation. This implies max frequency of 8.25 MHz (or 121.2 ns) for 66 MHz IPG clock.

 $^{2}$  V<sub>M</sub> mid point voltage

### 4.3.22 SSI Electrical Specifications


This section describes the electrical information of SSI. Note the following pertaining to timing information:

- All the timings for the SSI are given for a non-inverted serial clock polarity (TSCKP/RSCKP = 0) and a non-inverted frame sync (TFSI/RFSI = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timing remains valid by inverting the clock signal STCK/SRCK and/or the frame sync STFS/SRFS shown in the tables and in the figures.
- All timings are on AUDMUX signals when SSI is being used for data transfer.
- "Tx" and "Rx" refer to the Transmit and Receive sections of the SSI.
- For internal Frame Sync operation using external clock, the FS timing will be same as that of Tx Data (for example, during AC97 mode of operation).


### 4.3.22.1 SSI Transmitter Timing with Internal Clock

Figure 80 depicts the SSI transmitter timing with internal clock, and Table 57 lists the timing parameters.





Note: SRXD Input in Synchronous mode only



Note: SRXD Input in Synchronous mode only

Figure 80. SSI Transmitter with Internal Clock Timing Diagram



ID	Parameter	Min	Мах	Unit
Internal Cl	lock Operation		•	
SS1	(Tx/Rx) CK clock period	81.4	_	ns
SS2	(Tx/Rx) CK clock high period	36.0	_	ns
SS3	(Tx/Rx) CK clock rise time	—	6	ns
SS4	(Tx/Rx) CK clock low period	36.0	_	ns
SS5	(Tx/Rx) CK clock fall time	—	6	ns
SS6	(Tx) CK high to FS (bl) high	—	15.0	ns
SS8	(Tx) CK high to FS (bl) low	—	15.0	ns
SS10	(Tx) CK high to FS (wl) high	—	15.0	ns
SS12	(Tx) CK high to FS (wl) low	—	15.0	ns
SS14	(Tx/Rx) Internal FS rise time	—	6	ns
SS15	(Tx/Rx) Internal FS fall time	—	6	ns
SS16	(Tx) CK high to STXD valid from high impedance	—	15.0	ns
SS17	(Tx) CK high to STXD high/low	—	15.0	ns
SS18	(Tx) CK high to STXD high impedance	—	15.0	ns
SS19	STXD rise/fall time	—	6	ns
Synchrono	bus Internal Clock Operation			•
SS42	SRXD setup before (Tx) CK falling	10.0	—	ns
SS43	SRXD hold after (Tx) CK falling	0	—	ns
SS52	Loading	—	25	pF



### 4.3.22.2 SSI Receiver Timing with Internal Clock

Figure 81 depicts the SSI receiver timing with internal clock, and Table 58 lists the timing parameters.




Figure 81. SSI Receiver with Internal Clock Timing Diagram



ID	Parameter	Min	Max	Unit		
Internal	Internal Clock Operation					
SS1	(Tx/Rx) CK clock period	81.4	—	ns		
SS2	(Tx/Rx) CK clock high period	36.0	—	ns		
SS3	(Tx/Rx) CK clock rise time	_	6	ns		
SS4	(Tx/Rx) CK clock low period	36.0	—	ns		
SS5	(Tx/Rx) CK clock fall time	_	6	ns		
SS7	(Rx) CK high to FS (bl) high	_	15.0	ns		
SS9	(Rx) CK high to FS (bl) low	_	15.0	ns		
SS11	(Rx) CK high to FS (wI) high	_	15.0	ns		
SS13	(Rx) CK high to FS (wl) low	_	15.0	ns		
SS20	SRXD setup time before (Rx) CK low	10.0	_	ns		
SS21	SRXD hold time after (Rx) CK low	0	_	ns		
Oversam	npling Clock Operation					
SS47	Oversampling clock period	15.04	_	ns		
SS48	Oversampling clock high period	6	_	ns		
SS49	Oversampling clock rise time	—	3	ns		
SS50	Oversampling clock low period	6	—	ns		
SS51	Oversampling clock fall time	—	3	ns		



### 4.3.22.3 SSI Transmitter Timing with External Clock

Figure 82 depicts the SSI transmitter timing with external clock, and Table 59 lists the timing parameters.




Figure 82. SSI Transmitter with External Clock Timing Diagram



ID	Parameter	Min	Max	Unit
External	Clock Operation		I	
SS22	(Tx/Rx) CK clock period	81.4	_	ns
SS23	(Tx/Rx) CK clock high period	36.0	_	ns
SS24	(Tx/Rx) CK clock rise time	—	6.0	ns
SS25	(Tx/Rx) CK clock low period	36.0	—	ns
SS26	(Tx/Rx) CK clock fall time	—	6.0	ns
SS27	(Tx) CK high to FS (bl) high	-10.0	15.0	ns
SS29	(Tx) CK high to FS (bl) low	10.0	—	ns
SS31	(Tx) CK high to FS (wI) high	-10.0	15.0	ns
SS33	(Tx) CK high to FS (wl) low	10.0	—	ns
SS37	(Tx) CK high to STXD valid from high impedance	—	15.0	ns
SS38	(Tx) CK high to STXD high/low	—	15.0	ns
SS39	(Tx) CK high to STXD high impedance	—	15.0	ns
Synchro	nous External Clock Operation	·		
SS44	SRXD setup before (Tx) CK falling	10.0	—	ns
SS45	SRXD hold after (Tx) CK falling	2.0	—	ns
SS46	SRXD rise/fall time	—	6.0	ns



### 4.3.22.4 SSI Receiver Timing with External Clock

Figure 83 depicts the SSI receiver timing with external clock, and Table 60 lists the timing parameters.




Figure 83. SSI Receiver with External Clock Timing Diagram

ID	Parameter	Min	Мах	Unit				
External	External Clock Operation							
SS22	(Tx/Rx) CK clock period	81.4	_	ns				
SS23	(Tx/Rx) CK clock high period	36.0	_	ns				
SS24	(Tx/Rx) CK clock rise time	—	6.0	ns				
SS25	(Tx/Rx) CK clock low period	36.0	_	ns				
SS26	(Tx/Rx) CK clock fall time	—	6.0	ns				



ID	Parameter	Min	Max	Unit
SS28	(Rx) CK high to FS (bl) high	-10.0	15.0	ns
SS30	(Rx) CK high to FS (bl) low	10.0	_	ns
SS32	(Rx) CK high to FS (wl) high	-10.0	15.0	ns
SS34	(Rx) CK high to FS (wl) low	10.0	_	ns
SS35	(Tx/Rx) External FS rise time	—	6.0	ns
SS36	(Tx/Rx) External FS fall time	—	6.0	ns
SS40	SRXD setup time before (Rx) CK low	10.0	_	ns
SS41	SRXD hold time after (Rx) CK low	2.0	—	ns

Table 60. SSI Receiver with External Clock Timing Parameters (continued)

### 4.3.23 USB Electrical Specifications

This section describes the electrical information of the USBOTG port. The OTG port supports both serial and parallel interfaces.

The high speed (HS) interface is supported via the ULPI (Ultra Low Pin Count Interface). Figure 84 depicts the USB ULPI timing diagram, and Table 61 lists the timing parameters.




Figure 84. USB ULPI Interface Timing Diagram

Table 61. USB ULPI Interface	Timing Specification <sup>1</sup>
------------------------------	-----------------------------------

Parameter	Symbol	Min	Max	Units
Setup time (control in, 8-bit data in)	TSC, TSD	6	—	ns
Hold time (control in, 8-bit data in)	THC, THD	0	—	ns
Output delay (control out, 8-bit data out)	TDC, TDD		9	ns

<sup>1</sup> Timing parameters are given as viewed by transceiver side.



# 5 Package Information and Pinout

This section includes the contact assignment information and mechanical package drawing for the MCIMX31C.



**Package Information and Pinout** 

## 5.1 MAPBGA Production Package 473 19 x 19 mm, 0.8 mm Pitch

This section contains the outline drawing, signal assignment map, and MAPBGA ground/power ID by ball grid location for the 473 19 x 19 mm, 0.8 mm pitch package.

## 5.1.1 Production Package Outline Drawing–19 x 19 mm 0.8 mm




Figure 85. Production Package: Case 1931-0.8 mm Pitch



Freescale Semiconductor

MCIMX31C/MCIMX31LC Technical Data, Rev. 4.3

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
1	GND	GND	GND	CSPI2_ SS1	USBOTG_ DATA6	USBOTG _DATA2	USBOTG _DIR	USB_ PWR	CTS1	DTR_ DTE1	DSR_ DTE1	RXD2	KEY_ ROW0	KEY_ ROW3	KEY_ COL0	KEY_ COL5	KEY_ COL7	TDI	s
3	GND	GND	STXD4	CSPI2_ MISO	CSPI2_ SCLK	USBOTG_ DATA5	USBOTG_ NXT	USB_ OC	RTS1	DSR_ DCE1	RI_ DTE1	RTS2	KEY_ ROW1	KEY_ ROW6	KEY_ COL1	KEY_ COL6	TDO	SIMPD0	S
;	GND	GND	SRXD4	SRXD5	CSPI2_ SS0	USBOTG_ DATA7	USBOTG_ DATA1	USB_ BYP	RXD1	DCD_ DCE1	DTR_ DCE2	CTS2	KEY_ ROW2	KEY_ ROW7	KEY_ COL3	TMS	SJC_ MOD	SRST0	G
5	STXD5	CSPI3_ MISO	SFS4	SCK5	CSPI2_ MOSI	CSPI2_SPI _RDY	USBOTG_ DATA4	USBOTG_ CLK	TXD1	RI_ DCE1	DCD_ DTE1	CE_ CONTROL	KEY_ ROW5	KEY_ COL2	RTCK	DE	SVEN0	CAPTURE	G
	ATA_ CS0	ATA_ DMACK	ATA_ DIOR	CSPI3_ MOSI															
-	PC_ RST	PWMO	ATA_ RESET	CSPI3_ SPI_RDY		BATT_ LINE	CSPI2_ SS2	USBOTG_ DATA3	USBOTG_ STP	DTR_ DCE1	TXD2	KEY_ ROW4	KEY_ COL4	тск	TRSTB	STX0	BOOT_ MODE0	BOOT_ MODE3	
G F	PC_VS2	PC_ BVD1	PC_ RW	ATA_ CS1		SCK4	SFS5	USBOTG_ DATA0	NVCC5	NVCC5	NVCC6	NVCC6	NVCC6	NVCC9	NVCC1	NVCC1	GPIO1_1	GPIO1_6	Γ
I F	PC_CD2	PC_ READY	PC_ VS1	PC_ BVD2		ATA_ DIOW	CSPI3_ SCLK	NVCC5	NVCC5	NVCC8	NVCC8	NVCC6	QVCC	NVCC4	NVCC7	NVCC1	CLKSS	VSTBY	
	SD1_ DATA1	SD1_ DATA2	PC_ CD1	PC_ WAIT		PC_POE	IOIS16	QVCC1	QVCC1	QVCC1	NVCC8	GND	GND	QVCC	NVCC4	NVCC7	NVCC1	I2C_ CLK	
	JSBH2_ DATA1	SD1_ CLK	SD1_ CMD	SD1_ DATA0		PC_ PWRON	NVCC3	NVCC3	QVCC1	GND	GND	GND	GND	GND	NVCC4	NVCC7	GPIO3_1	I2C_ DAT	
- ۱	JSBH2_ CLK	USBH2_ DIR	USBH2_ STP	USBH2_ NXT		SD1_ DATA3	NVCC3	NVCC3	QVCC4	GND	GND	GND	GND	GND	QVCC	NVCC7	CSI_D6	CSI_ D14	
	SPI1_S PI_RDY	CSPI1_ SS0	CSPI1_ SS2	CSPI1_ SCLK		USBH2_ DATA0	QVCC4	QVCC4	GND	GND	GND	GND	GND	GND	QVCC	NVCC7	DRDY0	SD_D_ IO	
	CSPI1_ MOSI	CSPI1_ MISO	SRXD3	STXD3		CSPI1_ SS1	NC <sup>1</sup>	QVCC4	QVCC	GND	GND	GND	GND	GND	QVCC	NVCC2	D3_ SPL	READ	
<b>,</b>	SCK3	SFS3	STXD6	SFS6		NFWP	NC <sup>1</sup>	NVCC10	QVCC	GND	GND	GND	GND	GND	QVCC	NVCC2	UGND	UVCC	
2	SRXD6	SCK6	NFRB	NFCE		D13	NVCC10	NVCC10	NVCC10	QVCC	QVCC	GND	QVCC	QVCC	NVCC2	NVCC2	LD8	LD11	
	NFCLE	NFALE	NFWE	NFRE		D8	D4	IOQVDD	NVCC10	NVCC22	NVCC21	NVCC21	NVCC21	NVCC2	FUSE_ VDD	FVCC	M_ REQUEST		
ſ	D15	D14	D12	D11		D0	NVCC22	NVCC22	NVCC22	NVCC22	NVCC21	SVCC	SGND	MGND	MVCC	FGND	CS0	M_ GRANT	
′	D10	D9	D6	D3		NVCC22	NVCC22	NVCC22	NVCC22	NVCC22	A22	A20	A18	A16	A10	SDCKE1	LBA	RW	
v	D7	D5	D2	D1															
' _	GND	MA10	A13	A8	A4	A0	SDBA1	A25	A24	A23	A21	A19	A17	A15	A14	DQM1	SDCKE0	CS2	1
A	GND	GND	A12	A7	A3	SDBA0	SD30	SD28	SD24	SD20	SD17	SD15	SD12	SD9	SD6	SD4	SD1	DQM2	F
в	GND	GND	A11	A6	A2	SDQS3	SD29	SD26	SDQS2	SD21	SD18	SDQS1	SD13	SD10	SD7	SDQS0	SD2	DQM3	0
с	GND	GND	A9	A5	A1	SD31	SD27	SD25	SD23	SD22	SD19	SD16	SD14	SD11	SD8	SD5	SD3	SD0	S
	1	2	3	4	5	6	7	8 d by the	9	10	11	12	13	14	15	16	17	18	

## 5.1.2 MAPBGA Signal Assignment–19 × 19 mm 0.8 mm

<sup>1</sup> These contacts are not used and must be floated by the user.

Figure 86. Ball Map-0.8 mm Pitch

101



Package Information and Pinout

### 5.1.3 Connection Tables–19 x 19 mm 0.8 mm

Table 62 shows the device connection list for power and ground, alpha-sorted followed by Table 63 on page 103 which shows the no-connects. Table 64 on page 103 shows the device connection list for signals.

### 5.1.3.1 Ground and Power ID Locations—19 x 19 mm 0.8 mm

#### Table 62. 19 x 19 BGA Ground/Power ID by Ball Grid Location

GND/PWR ID	Ball Location
FGND	U16
FUSE_VDD	T15
FVCC	T16
GND	A1, A2, A3, A21, A22, A23, B1, B2, B22, B23, C1, C2, C22, C23, D22, D23, J12, J13, K10, K11, K12, K13, K14, L10, L11, L12, L13, L14, M9, M10, M11, M12, M13, M14, N10, N11, N12, N13, N14, P10, P11, P12, P13, P14, R12, Y1, Y23, AA1, AA2, AA22, AA23, AB1, AB2, AB21, AB22, AB23, AC1, AC2, AC21, AC22, AC23
IOQVDD	Τ8
MGND	U14
MVCC	U15
NVCC1	G15, G16, H16, J17
NVCC2	N16, P16, R15, R16, T14
NVCC3	K7, K8, L7, L8
NVCC4	H14, J15, K15
NVCC5	G9, G10, H8, H9
NVCC6	G11, G12, G13, H12
NVCC7	H15, J16, K16, L16, M16
NVCC8	H10, H11, J11
NVCC9	G14
NVCC10	P8, R7, R8, R9, T9
NVCC21	T11, T12, T13, U11
NVCC22	T10, U7, U8, U9, U10, V6, V7, V8, V9, V10
QVCC	H13, J14, L15, M15, N9, N15, P9, P15, R10, R11, R13, R14
QVCC1	J8, J9, J10, K9
QVCC4	L9, M7, M8, N8
SGND	U13
SVCC	U12
UVCC	P18
UGND	P17

Signal	Ball Location
NC	N7
NC	P7
NC	U21

Table 63.	19 x 19	<b>BGA No</b>	Connects <sup>1</sup>
-----------	---------	---------------	-----------------------

<sup>1</sup> These contacts are not used and must be floated by the user.

### 5.1.3.2 BGA Signal ID by Ball Grid Location—19 x 19 0.8 mm

Table 64. 19 x 19 BGA Signal ID by Ball Grid Location

Signal ID	Ball Location
A0	Y6
A1	AC5
A10	V15
A11	AB3
A12	AA3
A13	Y3
A14	Y15
A15	Y14
A16	V14
A17	Y13
A18	V13
A19	Y12
A2	AB5
A20	V12
A21	Y11
A22	V11
A23	Y10
A24	Y9
A25	Y8
A3	AA5
A4	Y5
A5	AC4
A6	AB4
A7	AA4
A8	Y4
A9	AC3
ATA_CS0	E1
ATA_CS1	G4
ATA_DIOR	E3
ATA_DIOW	H6
ATA_DMACK	E2
ATA_RESET	F3
BATT_LINE	F6
BCLK	W20
BOOT_MODE0	F17
BOOT_MODE1	C21

Signal ID	Ball Location
CKIL	E21
CLKO	C20
CLKSS	H17
COMPARE	A20
CONTRAST	N21
CS0	U17
CS1	Y22
CS2	Y18
CS3	Y19
CS4	Y20
CS5	AA21
CSI_D10	K21
CSI_D11	K22
CSI_D12	K23
CSI_D13	L20
CSI_D14	L18
CSI_D15	L21
CSI_D4	J20
CSI_D5	J21
CSI_D6	L17
CSI_D7	J22
CSI_D8	J23
CSI_D9	K20
CSI_HSYNC	H22
CSI_MCLK	H20
CSI_PIXCLK	H23
CSI_VSYNC	H21
CSPI1_MISO	N2
CSPI1_MOSI	N1
CSPI1_SCLK	M4
CSPI1_SPI_RDY	M1
CSPI1_SS0	M2
CSPI1_SS1	N6
CSPI1_SS2	M3
CSPI2_MISO	B4
CSPI2_MOSI	D5



#### Package Information and Pinout

<b></b>	
Signal ID	Ball Location
BOOT_MODE2	D20
BOOT_MODE3	F18
BOOT_MODE4	E20
CAPTURE	D18
CAS	AA20
CE_CONTROL	D12
CKIH	F23
CSPI3_SCLK	H7
CSPI3_SPI_RDY	F4
CTS1	A9
CTS2	C12
D0	U6
D1	W4
D10	V1
D11	U4
D12	U3
D12	R6
D14	U2
D15	U1
D10	
D2	
D3_CLS	P20
D3_REV	P20
D3_SPL	N17
D3_3FL D4	T7
D4	W2
	VV2 V3
D6 D7	
	W1
D8	T6
D9	V2
DCD_DCE1	C10
DCD_DTE1	D11
DE	D16
DQM0	AB19
DQM1	Y16
DQM2	AA18
DQM3	AB18
DRDY0	M17
DSR_DCE1	B10
DSR_DTE1	A11
DTR_DCE1	F10
DTR_DCE2	C11
DTR_DTE1	A10
DVFS0	E22
DVFS1	E23
EB0	W22
L	1

Signal ID	Ball Location
CSPI2_SCLK	B5
CSPI2_SPI_RDY	D6
CSPI2_SS0	C5
CSPI2_SS1	A4
CSPI2_SS2	F7
CSPI3_MISO	D2
CSPI3_MOSI	E4
GPIO1_3	G20
GPIO1_4	D21
GPIO1_5 (PWR RDY)	D19
GPIO1_6	G18
GPIO3_0	G23
GPIO3_1	K17
HSYNC	L23
I2C_CLK	J18
I2C_DAT	K18
IOIS16	J7
KEY_COL0	A15
KEY_COL1	B15
KEY_COL2	D14
KEY_COL3	C15
KEY_COL4	F13
KEY_COL5	A16
KEY_COL6	B16
KEY_COL7	A17
 KEY_ROW0	A13
 KEY_ROW1	B13
KEY_ROW2	C13
 KEY_ROW3	A14
KEY_ROW4	F12
KEY_ROW5	D13
KEY_ROW6	B14
KEY_ROW7	C14
L2PG	See VPG1
LBA	V17
LCS0	M22
LCS1	N23
LD0	R23
LD1	R22
LD10	U22
LD10	R18
LD112	U20
LD12 LD13	V23
LD13	V23 V22
LD14 LD15	V22 V21
LD15 LD16	V21 V20
LD10	v∠0



EB1         W21           ECB         Y21           FPSHIFT         M23           GPI01_0         C19           GPI01_1         G17           GPI01_2         B20           LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCE         R4           NFRE         T4           NFRE         T4           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_POE         J6           PC_PRWRON         K6           PC_RST         F1           PC_RW         G3           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_WAIT         J4           POR	Signal ID	Ball Location
FPSHIFT         M23           GPIO1_0         C19           GPIO1_1         G17           GPIO1_2         B20           LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCE         R4           NFCE         T4           NFRB         R3           NFRE         T4           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_POE         J6           PC_POE         J6           PC_POE         J6           PC_RRW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS	EB1	W21
FPSHIFT         M23           GPIO1_0         C19           GPIO1_1         G17           GPIO1_2         B20           LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCE         R4           NFRE         T4           NFRE         T4           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_POE         J6           PC_POE         J6           PC_READY         H2           PC_READY         H2           PC_READY         H2           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RE	ECB	Y21
GPIO1_1         G17           GPIO1_2         B20           LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_POE         J6           PC_PWRON         K6           PC_PC_RST         F1           PC_RW         G3           PC_VS2         G1           PC_VS2		
GPIO1_2         B20           LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCE         R4           NFCE         T4           NFRB         R3           NFRE         T4           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_PVRON         K6           PC_PVS1         H3           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           POR         F21           POWER_FAIL         F20           PWMO	GPIO1_0	C19
LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_CD3         H1           PC_POE         J6           PC_PVRON         K6           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           RAS         <		
LD7         T20           LD8         R17           LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_CD3         H1           PC_POE         J6           PC_PVRON         K6           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           RAS         <	GPIO1_2	B20
LD9         U23           M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRE         T4           NFRE         T4           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H4           PC_CD2         H1           PC_POE         J6           PC_READY         H2           PC_READY         H2           PC_VS1         H3           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN <td>LD7</td> <td>T20</td>	LD7	T20
M_GRANT         U18           M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_POE         J6           PC_RST         F1           PC_RON         K6           PC_VS1         H3           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1	LD8	R17
M_REQUEST         T17           MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_CD2         H1           PC_POE         J6           PC_RST         F1           PC_RST         F1           PC_RST         F1           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           READ         N18           RESET_IN	LD9	U23
MA10         Y2           MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_POE         J6           PC_RST         F1           PC_RST         F1           PC_VS2         G1           PC_VS2         G1           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	M_GRANT	U18
MCUPG         See VPG0           NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           PC_BWD         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_PWRON         K6           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20<	M_REQUEST	T17
NFALE         T2           NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           PC         OE           T18         PAR_RS           P22         PC           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_RST         F1           PC_RWON         K6           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2 <td>MA10</td> <td>Y2</td>	MA10	Y2
NFCE         R4           NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CO2         H1           PC_POE         J6           PC_RST         F1           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	MCUPG	See VPG0
NFCLE         T1           NFRB         R3           NFRE         T4           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_RRON         K6           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	NFALE	T2
NFRB         R3           NFRE         T4           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_POE         J6           PC_READY         H2           PC_RST         F1           PC_NS2         G1           PC_VS2         G1           PC_VS2         G1           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	NFCE	R4
NFRE         T4           NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_RST         F1           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	NFCLE	T1
NFWE         T3           NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	NFRB	R3
NFWP         P6           OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_READY         H2           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	NFRE	T4
OE         T18           PAR_RS         P22           PC_BVD1         G2           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_READY         H2           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WRON         F21           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	NFWE	T3
PAR_RS         P22           PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_READY         H2           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	NFWP	P6
PC_BVD1         G2           PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_PE         J6           PC_READY         H2           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	OE	T18
PC_BVD2         H4           PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_PWRON         K6           PC_READY         H2           PC_RST         F1           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	PAR_RS	P22
PC_CD1         J3           PC_CD2         H1           PC_POE         J6           PC_PWRON         K6           PC_READY         H2           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_BVD1	G2
PC_CD2         H1           PC_POE         J6           PC_PWRON         K6           PC_READY         H2           PC_RST         F1           PC_RV         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	PC_BVD2	H4
PC_POE         J6           PC_PWRON         K6           PC_READY         H2           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_CD1	J3
PC_PWRON         K6           PC_READY         H2           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_CD2	H1
PC_READY         H2           PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_POE	J6
PC_RST         F1           PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RTS1         B9	PC_PWRON	K6
PC_RW         G3           PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_READY	H2
PC_VS1         H3           PC_VS2         G1           PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTS1         B9	PC_RST	F1
PC_VS2G1PC_WAITJ4PORF21POWER_FAILF20PWMOF2RASAA19READN18RESET_INF22RI_DCE1D10RI_DTE1B11RTCKD15RTS1B9	PC_RW	G3
PC_WAIT         J4           POR         F21           POWER_FAIL         F20           PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RTCK         D15           RTS1         B9	PC_VS1	H3
PORF21POWER_FAILF20PWMOF2RASAA19READN18RESET_INF22RI_DCE1D10RI_DTE1B11RTCKD15RTS1B9	PC_VS2	G1
POWER_FAILF20PWMOF2RASAA19READN18RESET_INF22RI_DCE1D10RI_DTE1B11RTCKD15RTS1B9	PC_WAIT	J4
PWMO         F2           RAS         AA19           READ         N18           RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTCK         D15           RTS1         B9	POR	F21
RASAA19READN18RESET_INF22RI_DCE1D10RI_DTE1B11RTCKD15RTS1B9	POWER_FAIL	F20
READN18RESET_INF22RI_DCE1D10RI_DTE1B11RTCKD15RTS1B9	PWMO	F2
RESET_IN         F22           RI_DCE1         D10           RI_DTE1         B11           RTCK         D15           RTS1         B9	RAS	AA19
RI_DCE1         D10           RI_DTE1         B11           RTCK         D15           RTS1         B9	READ	N18
RI_DTE1B11RTCKD15RTS1B9	RESET_IN	F22
RTCK D15 RTS1 B9	RI_DCE1	D10
RTS1 B9	RI_DTE1	B11
	RTCK	D15
DTC0 D40		B9
R102 B12	RTS2	B12
RW V18	RW	V18

Signal ID	Ball Location
LD17	W23
LD2	R21
LD3	R20
LD4	T23
LD5	T22
LD6	T21
SCK6	R2
SCLK0	B19
SD_D_CLK	M21
SD_D_I	M20
SD_D_IO	M18
SD0	AC18
SD1	AA17
SD1_CLK	K2
SD1_CMD	K3
SD1_DATA0	K4
SD1_DATA1	J1
SD1_DATA2	J2
SD1_DATA3	L6
SD10	AB14
SD11	AC14
SD12	AA13
SD13	AB13
SD14	AC13
SD15	AA12
SD16	AC12
SD17	AA11
SD18	AB11
SD19	AC11
SD2	AB17
SD20	AA10
SD21	AB10
SD22	AC10
SD23	AC9
SD24	AA9
SD25	AC8
SD26	AB8
SD27	AC7
SD28	AA8
SD29	AB7
SD3	AC17
SD30	AA7
SD31	AC6
SD4	AA16
SD5	AC16
SD6	AA15

#### Table 64. 19 x 19 BGA Signal ID by Ball Grid Location (continued)



Signal ID	Ball Location
RXD1	C9
RXD2	A12
SCK3	P1
SCK4	G6
SCK5	D4
SDCKE0	Y17
SDCKE1	V16
SDCLK	AC20
SDCLK	AC19
SDQS0	AB16
SDQS1	AB12
SDQS2	AB9
SDQS3	AB6
SDWE	AB20
SER_RS	P23
SFS3	P2
SFS4	D3
SFS5	G7
SFS6	P4
SIMPD0	B18
SJC_MOD	C17
SRST0	C18
SRX0	A19
SRXD3	N3
SRXD4	C3
SRXD5	C4
SRXD6	R1
STX0	F16
STXD3	N4
STXD4	B3
STXD5	D1
STXD6	P3
SVEN0	D17
ТСК	F14
TDI	A18
TDO	B17
TMS	C16

,	
Signal ID	Ball Location
SD7	AB15
SD8	AC15
SD9	AA14
SDBA0	AA6
SDBA1	Y7
TRSTB	F15
TXD1	D9
TXD2	F11
USB_BYP	C8
USB_OC	B8
USB_PWR	A8
USBH2_CLK	L1
USBH2_DATA0	M6
USBH2_DATA1	K1
USBH2_DIR	L2
USBH2_NXT	L4
USBH2_STP	L3
USBOTG_CLK	D8
USBOTG_DATA0	G8
USBOTG_DATA1	C7
USBOTG_DATA2	A6
USBOTG_DATA3	F8
USBOTG_DATA4	D7
USBOTG_DATA5	B6
USBOTG_DATA6	A5
USBOTG_DATA7	C6
USBOTG_DIR	A7
USBOTG_NXT	B7
USBOTG_STP	F9
VPG0	G21
VPG1	G22
VSTBY	H18
VSYNC0	L22
VSYNC3	N20
WATCHDOG_RST	B21
WRITE	N22

#### Table 64. 19 x 19 BGA Signal ID by Ball Grid Location (continued)

# 6 **Product Documentation**

This Data Sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: http://www.freescale.com.

- *MCIMX31 Product Brief* (order number MCIMX31PB)
- MCIMX31 Reference Manual (order number MCIMX31RM)



• *MCIMX31 Chip Errata* (order number MCIMX31CE)

The Freescale manuals are available on the Freescale Semiconductors Web site at http://www.freescale.com/imx. These documents may be downloaded directly from the Freescale Web site, or printed versions may be ordered. ARM Ltd. documentation is available from http://www.arm.com.

# 7 Revision History

Table 65 summarizes revisions to the MCIMX31C/MCIMX31LC Data Sheet since the release of Rev. 3.

Table 65. Revision History	y of the MCIMX31C/MCIMX31LC Data Sheet

Rev	Location	Change
4	Table 7, "Operating Ranges," on page 12	Operating Junction Temperature Range Max: changed from 100 to 105.
4.1	Table 1, "MCIMX31C and MCIMX31LC Ordering Information," on page 3	Added new part numbers MCIMX31CVMN4D and MCIMX31LCVMN4D.
4.1	Section 1.2.1, "Feature Differences Between TO2.0 and TO 2.0.1	Added new section describing differences between silicon revisions.
4.2	Table 1, "MCIMX31C and MCIMX31LC Ordering Information," on page 3	Added new part numbers MCIMX31CJMN4C and MCIMX31LCJMN4D and a footnote.
4.3	Table 1, "MCIMX31C and MCIMX31LC Ordering Information," on page 3	Added new part number MCIMX31CJMN4D.



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MCIMX31C Rev. 4.3 2/2010 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM, ARM Thumb, Jazelle, and the ARM Powered logo are registered trademarks of ARM Limited. ARM1136JF-S, ARM11, Embedded Trace Kit, Embedded Trace Macrocell, ETM, Embedded Trace Buffer, and ETB are trademarks of ARM Limited. All other product or service names are the property of their respective owners. Java and all other Java-based marks are trademarks or registered trademarks of Sun Microsystems, Inc. in the U.S. and other countries. France Telecom – TDF – Groupe des ecoles des telecommunications Turbo codes patents license.

© Freescale Semiconductor, Inc. 2005-2010. All rights reserved.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Signal Processors & Controllers - DSP, DSC category:

Click to view products by Freescale manufacturer:

Other Similar products are found below :

ADSP-2189NBCAZ-320 ADSP-BF703BBCZ-3 dsPIC33EV64GM002-ISP DSPIC33FJ128MC510-I/PF MWPR1516CFM ADSP-2185MKCAZ-300 ADSP-BF701KBCZ-1 dsPIC33EV128GM002-ISP 646890G ADSP-21587KBCZ-4B ADSP-BF701KBCZ-2 ADSP-SC582KBCZ-4A ADSP-SC584BBCZ-4A ADSP-SC584KBCZ-3A ADSP-SC589KBCZ-4B ADSP-SC583KBCZ-4A ADSP-BF703BBCZ-4 0W888-002-XTP ADSP-BF705KBCZ-4 ADSP-BF705BBCZ-3 DSPIC33FJ64GP708-IPT ADBF707WCBCZ411 ADBF706WCCPZ411 ADSP-21584KBCZ-4A MC56F82746VLFR ADBF704WCCPZ311 ADBF702WCCPZ411 AD21571WCSWZ400 MC56F84550VLFR ADSP-SC571CSWZ-5 ADBF700WCCPZ211 ADSC572WCBCZ302 ADSC572WCBCZ402 ADSC572WCBCZ4202 AD21489WBCPZ402 ADSC572WCBCZ4200 ADSC572WCBCZ400 ADSC573WCBCZ300 ADSC573WCBCZ500 ADSC571WCSWZ300 ADSC571WCSWZ500 ADSC571WCSWZ400 ADSP-21569KBCZ8 ADSP-21567KBCZ6 ADSP-21567KBCZ8 ADSP-21566KBCZ4 ADSP-21569KBCZ10 MC56F8323VFBE MC56F8366VFVE