## Two-Wire Serial EEPROM <br> 1024K ( 8-bit wide )

## FEATURES

- Low voltage and low power operations:
- FT24C1024A: $\quad V_{C C}=1.8 \mathrm{~V}$ to 5.5 V
- 256 bytes page write mode.
- Partial page write operation allowed.
- Internally organized: 131,072 X 8 (1024K).
- Standard 2 -wire bi-directional serial interface.
- Schmitt trigger, filtered inputs for noise protection.
- Self-timed programming cycle ( 5 ms maximum).
- Automatic erase before write operation.
- Write protect pin for hardware data protection.
- High reliability: typically $1,000,000$ cycles endurance.
- 40 years data retention.
- Industrial temperature range ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ).
- Standard 8-pin DIP/SOP Pb-free packages.


## DESCRIPTION

The FT24C1024A series are $1,048,576$ bits of serial Electrical Erasable and Programmable Read Only Memory, commonly known as EEPROM. They are organized as 131,072 words of 8 bits (one byte) each. The devices are fabricated with proprietary advanced CMOS process for low power and low voltage applications. These devices are available in standard 8-lead DIP, and 8-lead SOP packages. A standard 2 -wire serial interface is used to address all read and write functions. Our extended $\mathrm{V}_{\mathrm{CC}}$ range ( 1.8 V to 5.5 V ) devices enables wide spectrum of applications.

## PIN CONFIGURATION

| Pin Name | Pin Function |
| :---: | :--- |
| A2, A1 | Device Address Inputs |
| SDA | Serial Data Input / Open Drain Output |
| SCL | Serial Clock Input |
| WP | Write Protect |
| NC | No-Connect |

All three packaging types come in Pb-free certified.


8L DIP
8L SOP

## ABSOLUTE MAXIMUM RATINGS

Industrial operating temperature:
Storage temperature:
Input voltage on any pin relative to ground:
Maximum voltage:
ESD Protection on all pins

$$
\begin{aligned}
& -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C} \\
& -50^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \\
& -0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{cC}}+0.3 \mathrm{~V}
\end{aligned}
$$

8V

$$
>2000 \mathrm{~V}
$$

* Stresses exceed those listed under "Absolute Maximum Rating" may cause permanent damage to the device. Functional operation of the device at conditions beyond those listed in the specification is not guaranteed. Prolonged exposure to extreme conditions may affect device reliability or functionality.


Block Diagram

## PIN DESCRIPTIONS

(A) SERIAL CLOCK (SCL)

The rising edge of this SCL input is to latch data into the EEPROM device while the falling edge of this clock is to clock data out of the EEPROM device.
(B) DEVICE / CHIP SELECT ADDRESSES (A2, A1)

These are the chip select input signals for the serial EEPROM devices. Typically, these signals are hardwired to either $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$. If left unconnected, they are internally recognized as $\mathrm{V}_{\mathrm{IL}}$.
(C) SERIAL DATA LINE (SDA)

SDA data line is a bi-directional signal for the serial devices. It is an open drain output signal and can be wired-OR with other open-drain output devices.
(D) WRITE PROTECT (WP)

The FT24C1024A device has a WP pin to protect the whole EEPROM array from programming. Programming operations are allowed if WP pin is left un-connected or input to $\mathrm{V}_{\mathrm{IL}}$. Conversely all programming functions are disabled if WP pin is connected to $\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{CC}}$. Read operations is not affected by the WP pin's input level.

## MEMORY ORGANIZATION

The FT24C1024A devices have 512 pages respectively. Since each page has 256 bytes, random word addressing to FT 24 C 1024 A will require 17 bits data word addresses.

## DEVICE OPERATION

(A) SERIAL CLOCK AND DATA TRANSITIONS

The SDA pin is typically pulled to high by an external resistor. Data is allowed to change only when Serial clock SCL is at $\mathrm{V}_{\text {IL }}$. Any SDA signal transition may interpret as either a START or STOP condition as described below.

## (B) START CONDITION

With SCL $\mathrm{V}_{\mathbb{H}}$, a SDA transition from high to low is interpreted as a START condition. All valid commands must begin with a START condition.
(C) STOP CONDITION

With SCL $\mathrm{V}_{1 \mathrm{H}}$, a SDA transition from low to high is interpreted as a STOP condition. All valid read or write commands end with a STOP condition. The device goes into the STANDBY mode if it is after a read command. A STOP condition after page or byte write command will trigger the chip into the STANDBY mode after the self-timed internal programming finish (see Figure 1).

## (D) ACKNOWLEDGE

The 2-wire protocol transmits address and data to and from the EEPROM in 8 bit words. The EEPROM acknowledges the data or address by outputting a "0" after receiving each word. The ACKNOWLEDGE signal occurs on the $9^{\text {th }}$ serial clock after each word.

## (E) STANDBY MODE

The EEPROM goes into low power STANDBY mode after a fresh power up, after receiving a STOP bit in read mode, or after completing a self-time internal programming operation.

Figure 1: Timing diagram for START and STOP conditions


Figure 2: Timing diagram for output ACKNOWLEDGE
START Condition


## DEVICE ADDRESSING

The 2-wire serial bus protocol mandates an 8 bits device address word after a START bit condition to invoke a valid read or write command. The first four most significant bits of the device address must be 1010, which is common to all serial EEPROM devices. The next two bits are device address bits. These two device address bits ( $5^{\text {th }}$ and $6^{\text {th }}$ ) are to match with the external chip select/address pin states. If a match is made, the EEPROM device outputs an ACKNOWLEDGE signal after the $8^{\text {th }}$ read/write bit, otherwise the chip will go into STANDBY mode. However, matching may not be needed for some or all device address bits ( $5^{\text {th }}$ and $6^{\text {th }}$ ) as noted below. The seventh bit of the device address ( P 0 ) is a memory page address bit. The last or 8th bit is a read/write command bit. If the 8th bit is at $\mathrm{V}_{\mathrm{IH}}$ then the chip goes into read mode. If a " 0 " is detected, the device enters programming mode.

## WRITE OPERATIONS

## (A) BYTE WRITE

A write operation requires the seventh bit of the device address (PO) and two 8-bit data word address following the device address word and ACKNOWLEDGE signal. Upon receipt of this address, the EEPROM will respond with a " 0 " and then clock in the first 8 -bit data word. Following receipt of the 8 -bit data word, the EEPROM will again output a " 0 ". The addressing device, such as a microcontroller, must terminate the write sequence with a STOP condition. At this time the EEPROM enters into an internallytimed write cycle state. All inputs are disabled during this write cycle and the EEPROM will not respond until the writing is completed (figure 3).
(B) PAGE WRITE

The 1024 K EEPROM are capable of 256 -byte page write.
A page write is initiated the same way as a byte write, but the microcontroller does not send a STOP condition after the first data word is clocked in. The microcontroller can transmit up to 255 more data words after the EEPROM acknowledges receipt of the first data word. The EEPROM will respond with a " 0 " after each data word is received. The microcontroller must terminate the page write sequence with a STOP condition (see Figure 4).

The lower 8 bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. If more than 256 data words are transmitted to the EEPROM, the data word address will "roll over" and the previous data will be overwritten.
(C) ACKNOWLEDGE POLLING

ACKNOWLEDGE polling may be used to poll the programming status during a self-timed internal programming. By issuing a valid read or write address command, the EEPROM will not acknowledge at the $9^{\text {th }}$ clock cycle if the device is still in the self-timed programming mode. However, if the programming completes and the chip has returned to the STANDBY mode, the device will return a valid ACKNOWLEDGE signal at the $9^{\text {th }}$ clock cycle.

## READ OPERATIONS

The read command is similar to the write command except the $8^{\text {th }} \mathrm{read} / \mathrm{write}$ bit in address word is set to " 1 ". The three read operation modes are described as follows:
(A) CURRENT ADDRESS READ

The EEPROM internal address word counter maintains the last read or write address plus one if the power supply to the device has not been cut off. To initiate a current address read operation, the microcontroller issues a START bit and a valid device address word with the read/write bit ( $8^{\text {th }}$ ) set to " 1 ". The EEPROM will response with an ACKNOWLEDGE signal on the $9^{\text {th }}$ serial clock cycle. An 8 -bit data word will then be serially clocked out. The internal address word counter will then automatically increase by one. For current address read the micro-controller will not issue an ACKNOWLEDGE signal on the $18^{\text {th }}$ clock cycle. The micro-controller issues a valid STOP bit after the $18^{\text {th }}$ clock cycle to terminate the read operation. The device then returns to STANDBY mode (see Figure 5).
(B) SEQUENTIAL READ

The sequential read is very similar to current address read. The micro-controller issues a START bit and a valid device address word with read/write bit ( $8^{\text {th }}$ ) set to " 1 ". The EEPROM will response with an ACKNOWLEDGE signal on the $9^{\text {th }}$ serial clock cycle. An 8 -bit data word will then be serially clocked out. Meanwhile the internally address word counter will then automatically increase by one.

Unlike current address read, the micro-controller sends an ACKNOWLEDGE signal on the $18^{\text {th }}$ clock cycle signaling the EEPROM device that it wants another byte of data. Upon receiving the ACKNOWLEDGE signal, the EEPROM will serially clocked out an 8 -bit data word based on the incremented internal address counter. If the micro-controller needs another data, it sends out an ACKNOWLEDGE signal on the $27^{\text {th }}$ clock cycle. Another 8 -bit data word will then be serially clocked out. This sequential read continues as long as the micro-controller sends an ACKNOWLEDGE signal after receiving a new data word. When the internal address counter reaches its maximum valid address, it rolls over to the beginning of the memory array address. Similar to current address read, the microcontroller can terminate the sequential read by not acknowledging the last data word received, but sending a STOP bit afterwards instead (figure 6).
(C) RANDOM READ

Random read is a two-steps process. The first step is to initialize the internal address counter with a target read address using a "dummy write" instruction. The second step is a current address read.

To initialize the internal address counter with a target read address, the micro-controller issues a START bit first, follows by a valid device address with the read/write bit ( $8^{\text {th }}$ ) set to " 0 ". The EEPROM will then acknowledge. The micro-controller will then send two address words. Again the EEPROM will acknowledge. Instead of sending a valid written data to the EEPROM, the micro-controller performs a current address read instruction to read the data. Note that once a START bit is issued, the EEPROM will reset the internal programming process and continue to execute the new instruction - which is to read the current address (figure 7).

Figure 3: Byte Write


Figure 4: Page Write


Figure 5: Current Address Read


Figure 6: Sequential Read


Figure 7: Random Read


Figure 8: SCL and SDA Bus Timing


## AC CHARACTERISTICS

| Symbol | Parameter | $\begin{gathered} \text { FT24C } \\ 1024 \mathrm{~A} \\ \hline 1.8 \mathrm{~V} \\ \hline \end{gathered}$ |  | $\begin{aligned} & \text { FT24C } \\ & 1024 \mathrm{~A} \\ & \hline 2.5 \mathrm{~V} \end{aligned}$ |  | $\begin{array}{r} \mathrm{FT} 24 \mathrm{C} \\ 1024 \mathrm{~A} \\ \hline 5.5 \mathrm{~V} \\ \hline \end{array}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{f}_{\mathrm{SCL}}$ | Clock frequency, SCL |  | 400 |  | 400 |  | 400 | kHz |
| tLow | Clock pulse width low | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | Clock pulse width high | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $t_{1}$ | Noise suppression time |  | 100 |  | 50 |  | 50 | ns |
| $t_{\text {AA }}$ | Clock low to data out valid | 0.1 | 0.9 | 0.1 | 0.9 | 0.1 | 0.9 | $\mu \mathrm{s}$ |
| $t_{\text {BuF }}$ | Time the bus must be free before a new transmission can start | 1.3 |  | 1.3 |  | 1.3 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD. STA }}$ | START hold time | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU.STA }}$ | START set-up time | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD. }{ }_{\text {dat }}}$ | Data in hold time | 0 |  | 0 |  | 0 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU.DAT }}$ | Data in set-up time | 100 |  | 100 |  | 100 |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Input rise time |  | 0.3 |  | 0.3 |  | 0.3 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {F }}$ | Input fall time |  | 300 |  | 300 |  | 300 | ns |
| $\mathrm{t}_{\text {su.Sto }}$ | STOP set-up time | 0.6 |  | 0.6 |  | 0.6 |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{DH}}$ | Date out hold time | 50 |  | 50 |  | 50 |  | ns |
| $\mathrm{t}_{\text {WR }}$ | Write cycle time |  | 5 |  | 5 |  | 5 | ms |

## DC CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Min | Typical | Max | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} 1}$ | supply $\mathrm{V}_{\mathrm{CC}}$ |  | 1.8 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{CC} 1}$ | Supply read current | $\mathrm{V}_{\mathrm{CC}} @ 5.0 \mathrm{~V} \mathrm{SCL}=400 \mathrm{kHz}$ |  | 0.5 | 1.0 | mA |
| $\mathrm{I}_{\mathrm{CC} 2}$ | Supply write current | $\mathrm{V}_{\mathrm{CC}} @ 5.0 \mathrm{~V} \mathrm{SCL}=400 \mathrm{kHz}$ |  | 2.0 | 3.0 | mA |
| $\mathrm{I}_{\mathrm{SB} 1}$ | Supply current | $\mathrm{V}_{\mathrm{CC}} @ 1.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or <br> $\mathrm{V}_{\mathrm{SS}}$ |  | $<1.0$ |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{SB} 2}$ | Supply current | $\mathrm{V}_{\mathrm{CC}} @ 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or <br> $\mathrm{V}_{\mathrm{SS}}$ |  | $<1.0$ |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{SB} 3}$ | Supply current | $\mathrm{V}_{\mathrm{CC}} @ 5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or <br> $\mathrm{V}_{\mathrm{SS}}$ |  | $<1.0$ |  | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input leakage <br> current | $\mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$ |  |  | 3.0 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{LO}}$ | Output leakage <br> current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$ |  | -0.6 |  | $\mathrm{~V}_{\mathrm{CC}} \times$ |
| 0.3 | V |  |  |  |  |  |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input low level |  | $\mathrm{V}_{\mathrm{CC}} \times$ |  | $\mathrm{V}_{\mathrm{CC}}+$ <br> 0.7 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input high level |  |  |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{OL} 2}$ | Output low level | $\mathrm{V}_{\mathrm{CC}} @ 3.0 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.2 | V |
| $\mathrm{~V}_{\mathrm{OL} 1}$ | Output low level | $\mathrm{V}_{\mathrm{CC}} @ 1.8 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=0.15 \mathrm{~mA}$ |  |  | 0.0 | $\mu \mathrm{~A}$ |

## ORDER INFORMATION



| Density | Package | Temperature Range | Vcc | HSF | Packaging | Ordering Code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1024 \\ & \text { kbits } \end{aligned}$ | DIP8 | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ | 1.8V-5.5V | RoHS | Tube | FT24C1024A-UDR-B |
|  |  |  |  | Green | Tube | FT24C1024A-UDG-B |
|  | SOP8 | $-40^{\circ} \mathrm{C}-85^{\circ} \mathrm{C}$ | 1.8V-5.5V | RoHS | Tube | FT24C1024A-USR-B |
|  |  |  |  |  | Tape and Reel | FT24C1024A-USR-T |
|  |  |  |  | Green | Tube | FT24C1024A-USG-B |
|  |  |  |  |  | Tape and Reel | FT24C1024A-USG-T |

## DIP8 PACKAGE OUTLINE DIMENSIONS



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 3.710 | 4.310 | 0.146 | 0.170 |
| A1 | 0.510 |  | 0.020 |  |
| A2 | 3.200 | 3.600 | 0.126 | 0.142 |
| B | 0.380 | 0.570 | 0.015 | 0.022 |
| B1 | $1.524(B S C)$ |  | $0.060($ BSC ) |  |
| C | 0.204 | 0.360 | 0.008 | 0.014 |
| D | 9.000 | 9.400 | 0.354 | 0.370 |
| E | 6.200 | 6.600 | 0.244 | 0.260 |
| E1 | 7.320 | 7.920 | 0.288 | 0.312 |
| e | $2.540(B S C)$ |  | $0.100(B S C)$ |  |
| L | 3.000 | 3.600 | 0.118 | 0.142 |
| E2 | 8.400 | 9.000 | 0.331 | 0.354 |

## SOP8 PACKAGE OUTLINE DIMENSIONS



| Symbol | Dimensions In Millimeters |  | Dimensions In Inches |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Min | Max | Min | Max |
| A | 1.350 | 1.750 | 0.053 | 0.069 |
| A1 | 0.100 | 0.250 | 0.004 | 0.010 |
| A2 | 1.350 | 1.550 | 0.053 | 0.061 |
| b | 0.330 | 0.510 | 0.013 | 0.020 |
| c | 0.170 | 0.250 | 0.006 | 0.010 |
| D | 4.700 | 5.100 | 0.185 | 0.200 |
| E | 3.800 | 4.000 | 0.150 | 0.157 |
| E1 | 5.800 | 6.200 | 0.228 | 0.244 |
| e | $1.270(\mathrm{BSC})$ |  | $0.050(\mathrm{BSC})$ |  |
| L | 0.400 | 1.270 | 0.016 | 0.050 |
| $\theta$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |

## Fremont Micro Devices (SZ) Limited

\#5-8, 10/F, Changhong Building, Ke-Ji Nan 12 Road, Nanshan District, Shenzhen
Tel: (86 755) 86117811
Fax: (86 755) 86117810

## Fremont Micro Devices (Hong Kong) Limited

\#16, 16/F, Blk B, Veristrong Industrial Centre, 34-36 Au Pui Wan Street, Fotan, Shatin, Hong Kong
Tel: (852) 27811186
Fax: (852) 27811144

Web Site: http://www.fremontmicro.com/

* Information furnished is believed to be accurate and reliable. However, Fremont Micro Devices, Incorporated (BVI) assumes no responsibility for the consequences of use of such information or for any infringement of patents of other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Fremont Micro Devices, Incorporated (BVI). Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. Fremont Micro Devices, Incorporated (BVI) products are not authorized for use as critical components in life support devices or systems without express written approval of Fremont Micro Devices, Incorporated (BVI). The FMD logo is a registered trademark of Fremont Micro Devices, Incorporated (BVI). All other names are the property of their respective owners.


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for EEPROM category:
Click to view products by Fremont Micro Devices manufacturer:

Other Similar products are found below :
718278CB M24C64-WMN6 AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP EEROMH AT24C256BY7-YH-T CAT25320YIGT-KK LE2464DXATBG CAS93C66VP2I-GT3 CAT24S128C4UTR S-25C040A0I-I8T1U S-93S66A0S-J8T2UD N21C21ASNDT3G S-93A66BD0A-K8T2U3 BR25H128NUX-5ACTR BR24G512FVT-5AE2 BR25H256FJ-5ACE2 CAT24C512C8UTR BR24G1MFVT-5AE2 GT24C04A-2ZLI-TR M95160-DWDW4TP/K CAT24C16WE-GT3 CAT24C512XI FT24C64A-ELR-T FT24C08A-KLR-T AT24C02CM/TR AT24C256CM/TR AT24C02CM5/TR AT24C04M5/TR 24C04-HXY 24C32-HXY AT24C02 24C02-HXY AT24C16D AT24C64 ZD24C02B-SSGMB ZD24C16A-XGMT ZD24C02B-STGMT ZD24C02B-XGMT BL24C02F-TCRC BL24C02FSFRC FT24C02A-KNG-T FT24C32A-ELR-T FT24C02A-KLR-T FT24C64A-TLR-T HG24C256MM/TR HG24C02CM5/TR AT24C02CMM/TR

