## Memory FRAM

## $64 \mathrm{~K}(8 \mathrm{~K} \times 8)$ Bit $\mathrm{I}^{2} \mathrm{C}$

## MB85RC64

## DESCRIPTION

The MB85RC64 is an FRAM (Ferroelectric Random Access Memory) chip in a configuration of 8,192 words $\times 8$ bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.
Unlike SRAM, the MB85RC64 is able to retain data without using a data backup battery.
The read/write endurance of the nonvolatile memory cells used for the MB85RC64 has improved to be at least $10^{12}$ cycles, significantly outperforming Flash memory and $E^{2} P R O M$ in the number.
The MB85RC64 does not need a polling sequence after writing to the memory such as the case of Flash memory or E2PROM.

## ■ FEATURES

- Bit configuration
- Two-wire serial interface
- Operating frequency
- Read/write endurance
- Data retention
- Operating power supply voltage
- Low power consumption
: 8,192 words $\times 8$ bits
: Fully controllable by two ports: serial clock (SCL) and serial data (SDA).
: 400 kHz (Max)
: $10^{12}$ times / byte
: 10 years $\left(+85^{\circ} \mathrm{C}\right)$, 95 years $\left(+55^{\circ} \mathrm{C}\right)$, over 200 years $\left(+35^{\circ} \mathrm{C}\right)$
: 2.7 V to 3.6 V
: Operating power supply current $100 \mu \mathrm{~A}$ (Typ @ 400 kHz )
Standby current $5 \mu \mathrm{~A}$ (Typ)
- Operation ambient temperature range : $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package
: 8-pin plastic SOP (FPT-8P-M02)
RoHS compliant


## PIN ASSIGNMENT



■ PIN FUNCTIONAL DESCRIPTIONS

| Pin <br> Number | Pin Name | Functional Description |
| :---: | :---: | :--- |
| 1 to 3 | A0 to A2 | Device Address pins <br> The MB85RC64 can be connected to the same data bus up to 8 devices. <br> Device addresses are used in order to identify each of these devices. Connect <br> these pins to VDD pin or VSS pin externally. Only if the combination of VDD and <br> VSS pins matches a Device Address Code inputted from the SDA pin, the <br> device operates. In the open pin state, A0, A1 and A2 pins are internally pulled- <br> down and recognized as the "L" level. |
| 4 | VSS | Ground pin |\(\left|\begin{array}{l}Serial Data I/O pin <br>

This is an I/O pin which performs bidirectional communication for both memory <br>
address and writing/reading data. It is possible to connect multiple devices. It is <br>
an open drain output, so a pull-up resistor is required to be connected to the ex- <br>
ternal circuit.\end{array}\right|\)

## BLOCK DIAGRAM



## - I ${ }^{2} \mathrm{C}$ (Inter-Integrated Circuit)

The MB85RC64 has the two-wire serial interface; the $I^{2} \mathrm{C}$ bus, and operates as a slave device.
The $I^{2} \mathrm{C}$ bus defines communication roles of "master" and "slave" devices, with the master side holding the authority to initiate control. Furthermore, an $I^{2} \mathrm{C}$ bus connection is possible where a single master device is connected to multiple slave devices in a party-line configuration. In this case, it is necessary to assign a unique device address to the slave device, the master side starts communication after specifying the slave to communicate by addresses.

- ${ }^{2}$ C Interface System Configuration Example



## MB85RC64

## - I²C COMMUNICATION PROTOCOL

The $I^{2} \mathrm{C}$ bus is a two wire serial interface that uses a bidirectional data bus (SDA) and serial clock (SCL). A data transfer can only be initiated by the master, which will also provide the serial clock for synchronization. The SDA signal should change while the SCL is the "L" level. However, as an exception, when starting and stopping communication sequence, the SDA is allowed to change while the SCL is the "H" level.

## - Start Condition

To start read or write operations by the $I^{2} \mathrm{C}$ bus, change the SDA input from the "H" level to the " L " level while the SCL input is in the " H " level.

## - Stop Condition

To stop the $I^{2} \mathrm{C}$ bus communication, change the SDA input from the " L " level to the " H " level while the SCL input is in the "H" level. In the reading operation, inputting the stop condition finishes reading and enters the standby state. In the writing operation, inputting the stop condition finishes inputting the rewrite data and enters the standby state.

## - Start Condition, Stop Condition



Note: At the write operation, the FRAM device does not need the programming wait time (twc) after issuing the Stop Condition.

## ■ ACKNOWLEDGE (ACK)

In the $\mathrm{I}^{2} \mathrm{C}$ bus, serial data including address or memory information is sent in units of 8 bits. The acknowledge signal indicates that every 8 bits of the data is successfully sent and received. The receiver side usually outputs the "L" level every time on the 9th SCL clock after each 8 bits are successfully transmitted and received. On the transmitter side, the bus is temporarily released to $\mathrm{Hi}-\mathrm{Z}$ every time on this 9th clock to allow the acknowledge signal to be received and checked. During this Hi-Z-released period, the receiver side pulls the SDA line down to indicate the " $L$ " level that the previous 8 bits communication is successfully received.

In case the slave side receives Stop condition before sending or receiving the ACK "L" level, the slave side stops the operation and enters to the standby state. On the other hand, the slave side releases the bus state after sending or receiving the NACK "H" level. The master side generates Stop condition or Start condition in this released bus state.

- Acknowledge timing overview diagram
SCL
The transmitter side should always release SDA on the
9th bit. At this time, the receiver side outputs a pull-down if
the previous 8 bits data are received correctly (ACK re-
sponse).


## ■ DEVICE ADDRESS WORD (Slave address)

Following the start condition, the master sends the 8 bits device address word to start $I^{2} \mathrm{C}$ communication. The device address word (8 bits) consists of a device Type code (4 bits), device address code (3 bits), and a read/write code (1 bit).

- Device Type Code (4 bits)

The upper 4 bits of the device address word are a device type code that identifies the device type, and are fixed at "1010" for the MB85RC64.

- Device Address Code (3 bits)

Following the device type code, the 3 bits of the device address code are input in order of A2, A1 and A0. The device address code identifies one device from up to eight devices connected to the bus.
Each MB85RC64 is given a unique 3 bits code on the device address pin (external hardware pin A2, A1 and $A 0)$. The slave only responds if the received device address code is equal to this unique 3 bits code.

- Read/Write Code (1 bit)

The 8th bit of the device address word is the R/W (read/write) code. When the R/W code is " 0 ", a write operation is enabled, and the R/W code is " 1 ", a read operation is enabled for the MB85RC64.
It turns to a stand-by state if the device code is not "1010" or device address code does not equal to pins A2, A1 and A0.

- Device Address Word


Access from master
$\square$ Access from slave

S Start Condition
A ACK (SDA is the "L" level)

## ■ DATA STRUCTURE

In the $I^{2} \mathrm{C}$ bus, the acknowledge " $L$ " level is output on the 9th bit by a slave, after the 8 bits of the device address word following the start condition are input by a master. After confirming the acknowledge response by the master, the master outputs 8 bits $\times 2$ memory address to the slave. When the each memory address input ends, the slave again outputs the acknowledge "L" level. After this operation, the I/O data follows in units of 8 bits, with the acknowledge " $L$ " level output after every 8 bits.

It is determined by the R/W code whether the data line is driven by the master or the slave. However, the clock line shall be driven by the master. For a write operation, the slave will accept 8 bits from the master, then send an acknowledge. If the master detects the acknowledge, the master will transfer the next 8 bits. For a read operation, the slave will place 8 bits on the data line, then wait for an acknowledge from the master.

## ■ FRAM ACKNOWLEDGE -- POLLING NOT REQUIRED

The MB85RC64 performs write operations at the same speed as read operations, so any waiting time for an ACK polling* does not occur. The write cycle takes no additional time.
*: In E²PROM, the Acknowledge Polling is performed as a progress check whether rewriting is executed or not. It is normal to judge by the 9th bit of Acknowledge whether rewriting is performed or not after inputting the start condition and then the device address word (8 bits) during rewriting.

## ■ WRITE PROTECT (WP)

The entire memory array can be write protected using the Write Protect pin. When the Write Protect pin is set to the " H " level, the entire memory array will be write protected. When the Write Protect pin is the " L " level, entire memory array will be rewritten. Reading is allowed regardless of the WP pin's "H" level or "L" level.
Note : The Write Protect pin is pulled down internally to VSS pin, therefore if the Write Protect pin is open, the pin status is detected as the " L " level (write enabled).

## MB85RC64

## - COMMAND

- Byte Write

If the device address word (R/W "0" input) is sent following the start condition, the slave responds with an ACK. After this ACK, write addresses and data are sent in the same way, and the write ends by generating a stop condition at the end.


S Start Condition
P Stop Condition
A ACK (SDA is the "L" level)
Note : In the MB85RC64, input "000" as the upper 3 bits of the MSB.

## - Page Write

If additional 8 bits are continuously sent after the same command (except stop condition) as Byte Write, a page write is performed. The memory address rolls over to first memory address (0000H) at the end of the address. Therefore, if more than 8 Kbytes are sent, the data is overwritten in order starting from the start of the memory address that was written first. Because FRAM performs the high-speed write operations, the data will be written to FRAM right after the ACK response finished.


Note: It is not necessary to take a period for internal write operation cycles from the buffer to the memory after the stop condition is generated.

## - Current Address Read

When the previous write or read operation finishes successfully up to the stop condition and assumes the last accessed address is " $n$ ", then the address at " $n+1$ " is read by sending the following command unless turning the power off. If the memory address is last address, the address counter will roll over to 0000 H . The current address in memory address buffer is undefined immediately after the power is turned on.


## - Random Read

The one byte of data from the memory address saved in the memory address buffer can be read out synchronously to the SCL by specifying the address in the same way as for a write, and then issuing another start condition and sending the Device Address Word (R/W "1" input).
The final NACK is issued by the receiver that receives the data. In this case, this bit is issued by the master side.


Access from master
$\square$ Access from slave

Start Condition
Stop Condition
A ACK (SDA is the "L" level)
N NACK (SDA is the " H " level)

## MB85RC64

- Sequential Read

Data can be received continuously following the Device address word (R/W "1" input) after specifying the address in the same way as for Random Read. If the read reaches the end of address, the internal read address automatically rolls over to first memory address 0000 H and keeps reading.


## ■ SOFTWARE RESET SEQUENCE OR COMMAND RETRY

In case the malfunction has occurred after power on, the master side stopped the $\mathrm{I}^{2} \mathrm{C}$ communication during processing, or unexpected malfunction has occurred, execute the following (1) software recovery sequence just before each command, or (2) retry command just after failure of each command.
(1) Software Reset Sequence

Since the slave side may be outputting " $L$ " level, do not force to drive " H " level, when the master side drives the SDA port. This is for preventing a bus conflict. The additional hardware is not necessary for this software reset sequence.

9 set of "Start Conditions and one "1" data"


Send "Start Condition and one data " 1 "".
Repeat these 9 times just before Write or Read command.

## (2) Command Retry

Command retry is useful to recover from failure response during $\mathrm{I}^{2} \mathrm{C}$ communication.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min | +4.0 |  |
| Power supply voltage* $^{*}$ | $\mathrm{~V}_{\mathrm{DD}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5(\leq 4.0)$ | V |
| Input voltage* | $\mathrm{V}_{\mathrm{IN}}$ | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5(\leq 4.0)$ | V |
| Output voltage $^{*}$ | $\mathrm{Vout}^{2}$ | -0.5 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Operation ambient temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -55 |  |  |

*: These parameters are based on the condition that VSS is 0 V .

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| ${\text { Power supply voltage }{ }^{*} 1}^{2}$ | $\mathrm{~V}_{\mathrm{DD}}$ | 2.7 | 3.3 | 3.6 | V |
| Operation ambient temperature $^{* 2}$ | $\mathrm{~T}_{\mathrm{A}}$ | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

*1: These parameters are based on the condition that VSS is 0 V .
*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

## MB85RC64

## ■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics
(within recommended operating conditions)

| Parameter | Symbol | Condition | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Input leakage current | \|lıl | SCL, SDA = 0 V to Vdo | - | - | 1 | $\mu \mathrm{A}$ |
| Output leakage current | IItol | SDA $=0 \mathrm{~V}$ to VdD | - | - | 1 | $\mu \mathrm{A}$ |
| Operating power supply current | Ido | SCL $=100 \mathrm{kHz}$ | - | 30 | - | $\mu \mathrm{A}$ |
|  |  | SCL $=400 \mathrm{kHz}$ | - | 100 | 150 | $\mu \mathrm{A}$ |
| Standby current | Isb | $\begin{aligned} & \text { SCL, SDA }=V_{D D} \\ & A 0, A 1, A 2, W P=0 \text { or } V D D \end{aligned}$ | - | 5 | 20 | $\mu \mathrm{A}$ |
| "H" level input voltage | VIH | $\mathrm{V} D=2.7 \mathrm{~V}$ to 3.6 V | V $\mathrm{DD} \times 0.8$ | - | $\begin{array}{\|l} \mathrm{VDD}+0.5 \\ (\leq 4.0) \end{array}$ | V |
| "L" level input voltage | VIL | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V | -0.5 | - | + 0.6 | V |
| "L" level output voltage | Vol | $\mathrm{loL}=3 \mathrm{~mA}$ | - | - | 0.4 | V |
| Input resistance for WP, A0, A1 and A2 | Rin | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}(\mathrm{Max})$ | 50 | - | - | $\mathrm{k} \Omega$ |
|  |  | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}(\mathrm{Min})$ | 1 | - | - | $\mathrm{M} \Omega$ |

2. AC Characteristics

| Parameter | Symbol | Value |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Standard Mode |  | Fast Mode |  |  |
|  |  | Min | Max | Min | Max |  |
| SCL clock frequency | FSCL | 0 | 100 | 0 | 400 | kHz |
| Clock high time | THIGH | 4000 | - | 600 | - | ns |
| Clock low time | TLow | 4700 | - | 1300 | - | ns |
| SCL/SDA rising time | Tr | - | 1000 | - | 300 | ns |
| SCL/SDA falling time | $\mathrm{T}_{\mathrm{f}}$ | - | 300 | - | 300 | ns |
| Start condition hold | Thd:sta | 4000 | - | 600 | - | ns |
| Start condition setup | Tsu:sta | 4700 | - | 600 | - | ns |
| SDA input hold | Thd:dat | 20 | - | 20 | - | ns |
| SDA input setup | Tsu:dat | 250 | - | 100 | - | ns |
| SDA output hold | Tdh:dat | 0 | - | 0 | - | ns |
| Stop condition setup | Tsu:sto | 4000 | - | 600 | - | ns |
| SDA output access after SCL falling | $\mathrm{T}_{\text {AA }}$ | - | 3000 | - | 900 | ns |
| Pre-charge time | TbuF | 4700 | - | 1300 | - | ns |
| Noise suppression time (SCL and SDA) | Tsp | - | 50 | - | 50 | ns |

AC characteristics were measured under the following measurement conditions.

| Power supply voltage | $: 2.7 \mathrm{~V}$ to 3.6 V |
| :--- | :--- |
| Operation ambient temperature | $:-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Input voltage magnitude | $: 0.3 \mathrm{~V}$ to 2.7 V |
| Input rising time | $: 5 \mathrm{~ns}$ |
| Input falling time | $: 5 \mathrm{~ns}$ |
| Input judge level | $: \mathrm{VDD} / 2$ |
| Output judge level | $: \mathrm{VDD} / 2$ |

3. AC Timing Definitions

4. Pin Capacitance

| Parameter | Symbol | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| 1/O capacitance | Cıo | $\begin{gathered} V_{D D}=V_{I N}=V_{\text {out }}=0 \mathrm{~V}, \\ f=1 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{gathered}$ | - | - | 15 | pF |
| Input capacitance | $\mathrm{Clin}^{\text {a }}$ |  | - | - | 15 | pF |

## 5. AC Test Load Circuit



## POWER ON/OFF SEQUENCE

If $V_{D D}$ falls down below $2.0 \mathrm{~V}, V_{D D}$ is required to be started from 0 V to prevent malfunctions when the power is turned on again.


| Parameter | Symbol | Value |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| SDA, SCL level hold time during power down | tpd | 85 | - | ns |
| SDA, SCL level hold time during power up | tpu | 85 | - | ns |
| Power supply rising time | tr | 10 | - | $\mu \mathrm{s}$ |

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

## ■ FRAM CHARACTERISTICS

| Item | Min | Max | Unit | Parameter |
| :---: | :---: | :---: | :---: | :--- |
| Read/Write Endurance ${ }^{* 1}$ | $10^{12}$ | - | Times/byte | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |
| Data Retention*2 | 10 | - |  | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |
|  | 95 | - |  | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+55^{\circ} \mathrm{C}$ |
|  | $\geq 200$ | - |  | Operation Ambient Temperature $\mathrm{T}_{\mathrm{A}}=+35^{\circ} \mathrm{C}$ |

*1: Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.
*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

## ■ NOTE ON USE

- We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.
- During the access period from the start condition to the stop condition, keep the level of WP, A0, A1 and A2 pins to the " $H$ " level or the " $L$ " level.

ESD AND LATCH-UP

| Test | DUT | Value |
| :---: | :---: | :---: |
| ESD HBM (Human Body Model) JESD22-A114 compliant | MB85RC64PNF-G-JNE1 | $\geq 12000 \mathrm{VI}$ |
| ESD MM (Machine Model) JESD22-A115 compliant |  | $\geq 1200 \mathrm{VI}$ |
| ESD CDM (Charged Device Model) JESD22-C101 compliant |  | $\geq 11000 \mathrm{VI}$ |
| Latch-Up (l-test) JESD78 compliant |  | - |
| Latch-Up (Vsupply overvoltage test) JESD78 compliant |  | - |
| Latch-Up (Current Method) Proprietary method |  | $\geq 1300 \mathrm{mAl}$ |
| Latch-Up (C-V Method) Proprietary method |  | - |

- Current method of Latch-Up Resistance Test


Note: The voltage VIN is increased gradually and the current IIN of 300 mA at maximum shall flow. Confirm the latch up does not occur under $\operatorname{lin}= \pm 300 \mathrm{~mA}$.
In case the specific requirement is specified for I/O and lin cannot be 300 mA , the voltage shall be increased to the level that meets the specific requirement.

## MB85RC64

- C-V method of Latch-Up Resistance Test


Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle.
Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

## REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES
This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.

ORDERING INFORMATION

| Part number | Package | Shipping form | Minimum shipping <br> quantity |
| :---: | :---: | :---: | :---: |
| MB85RC64PNF-G-JNE1 | 8-pin, plastic SOP <br> (FPT-8P-M02) | Tube | -* $^{*}$ |
| MB85RC64PNF-G-JNERE1 | 8-pin, plastic SOP <br> (FPT-8P-M02) | Embossed Carrier tape | 1500 |

*: Please contact our sales office about minimum shipping quantity.

## MB85RC64

## PACKAGE DIMENSION

| 8-pin plastic SOP | Lead pitch | 1.27 mm |
| :---: | :---: | :---: |
| Package width $\times$ <br> package length | $3.9 \mathrm{~mm} \times 5.05 \mathrm{~mm}$ |  |
| Lead shape | Gullwing |  |
| Sealing method | Plastic mold |  |
|  | Mounting height | 1.75 mm MAX |



## MARKING

[MB85RC64PNF-G-JNE1]
[MB85RC64PNF-G-JNERE1]

[FPT-8P-M02]

## MB85RC64

## PACKING INFORMATION

1. Tube

### 1.1 Tube Dimensions

- Tube/stopper shape

Tube
Transparent polyethylene terephthalate
(treated to antistatic)

Stopper
(treated to antistatic)


Tube length: 520 mm

Tube cross-sections and Maximum quantity

| Package form | Package code | Maximum quantity |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{pcs} / \\ & \text { tube } \end{aligned}$ | $\begin{aligned} & \text { pcs/inner } \\ & \text { box } \end{aligned}$ | pcs/outer box |
| SOP, 8, plastic (2) | FPT-8P-M02 | 95 | 7600 | 30400 |
|  |  |  |  |  |
| ©2006-2010 FUJITSU SEMICONDUCTOR LIMITED F08008-SET1-PET:FJ99L-0022-E0008-1-K-3 $t=0.5$ <br> Transparent polyethylene terephthalate |  |  |  |  |

(Dimensions in mm)

### 1.2 Tube Dry pack packing specifications


*1: For a product of witch part number is suffixed with "E1", a "G " marks is display to the moisture barrier bag and the inner boxes.
*2: The space in the outer box will be filled with empty inner boxes, or cushions, etc.
*3: Please refer to an attached sheet about the indication label.
Note: The packing specifications may not be applied when the product is delivered via a distributor.

## MB85RC64

## 1．3 Product label indicators

Label I：Label on Inner box／Moisture Barrier Bag／（It sticks it on the reel for the emboss taping） ［C－3 Label $(50 \mathrm{~mm} \times 100 \mathrm{~mm})$ Supplemental Label $(20 \mathrm{~mm} \times 100 \mathrm{~mm})$ ］


Label II－A：Label on Outer box［D Label］（100mm $\times 100 \mathrm{~mm})$

| 発注者 XXXXXXXXXXXXX（Customer Name） （CUST．） |  | 受注者（VENDOR）富士通 セミコンダクター株式会社 XXX（FJ control number） XXX（FJ control number） XXX（FJ control number） Xxxxxxxxxxxxxx （Part number） | 4 D Label |
| :---: | :---: | :---: | :---: |
| 受渡場所名 XXXXXXXXX（Delivery Address） （DELIVERY POINT） |  |  |  |
| 納品キー番号 XXXXXXXXXXXXXX <br> （TRANS．NO．）（FJ control number） |  |  |  |
|  |  |  |  |
| 品名（PART NAME） $\mathrm{XXXXXXXXXXXXXX} \mathrm{(Part} \mathrm{number)}$ |  |  |  |
| 入数／納入数量（Q＇TY／TOTAL Q＇TY） $\quad \mathrm{XXX/XXX}$ |  | $\begin{array}{ll} \hline \text { 単位 } \\ \text { (UNIT) } \end{array} \quad \text { XX }$ |  |
| 発注者用備考（CUSTOMER＇S <br> REMARKS） <br> XXXXXXXXXXXXXXXXXXXX |  | 梱包個数 $($ PACKAGE COUNT） XXX／XXX |  |
|  |  |  |  |
|  |  |  |  |  |

Label II－B：Outer boxes product indicate

| XXXXXXXXXXXXXXX（Part number） |  |  |
| :---: | :---: | :---: |
| （Lot Number） | （Count） | （Quantity） |
| xxxx－xxy | $\begin{aligned} & \text { x 箱 } \\ & \text { 相 } \end{aligned}$ | $\begin{aligned} & \text { xxx 儡 } \\ & \text { xxx 個 } \end{aligned}$ |
|  | 計 | xxx 個 |

Note：Depending on shipment state，＂Label II－A＂and＂Label II－B＂on the external boxes might not be printed．

### 1.4 Dimensions for Containers

(1) Dimensions for inner box


| $\mathbf{L}$ | W | H |
| :---: | :---: | :---: |
| 540 | 125 | 75 |

(Dimensions in mm)
(2) Dimensions for outer box


| $\mathbf{L}$ | $\mathbf{W}$ | $\mathbf{H}$ |
| :---: | :---: | :---: |
| 565 | 270 | 180 |

(Dimensions in mm)

## MB85RC64

## 2. Emboss Tape

### 2.1 Tape Dimensions


© 2012 FUJITSU SEMICONDUCTOR LIMITED SOL8-EMBOSSTAPE9 : NFME-EMB-X0084-1-P-1
(Dimensions in mm)
Material : Conductive polystyrene
Heat proof temperature : No heat resistance.
Package should not be baked by using tape and reel.
2.2 IC orientation

2.3 Reel dimensions



## MB85RC64

2.4 Taping ( $\phi 330 \mathrm{~mm}$ Reel) Dry Pack Packing Specifications

*1: For a product of witch part number is suffixed with "E1", a "G " marks is display to the moisture barrier bag and the inner boxes.
*2: The size of the outer box may be changed depending on the quantity of inner boxes.
*3: The space in the outer box will be filled with empty inner boxes, or cushions, etc.
*4: Please refer to an attached sheet about the indication label.
Note: The packing specifications may not be applied when the product is delivered via a distributor.

### 2.5 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label $(50 \mathrm{~mm} \times 100 \mathrm{~mm})$ Supplemental Label $(20 \mathrm{~mm} \times 100 \mathrm{~mm})$ ]


Label II-A: Label on Outer box [D Label] ( $100 \mathrm{~mm} \times 100 \mathrm{~mm}$ )


Label II-B: Outer boxes product indicate


Note: Depending on shipment state, "Label II-A" and "Label II-B" on the external boxes might not be printed.

## MB85RC64

### 2.6 Dimensions for Containers

(1) Dimensions for inner box


| Tape width | L | W | H |
| :---: | :---: | :---: | :---: |
| 12, 16 | 365 | 345 | 40 |
| 24, 32 |  |  | 50 |
| 44 |  |  | 65 |
| 56 |  |  | 75 |

(Dimensions in mm)
(2) Dimensions for outer box


| $\mathbf{L}$ | $\mathbf{W}$ | H |
| :---: | :---: | :---: |
| 415 | 400 | 315 |

(Dimensions in mm)

## MB85RC64

## MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

| Page | Section | Change Results |
| :---: | :--- | :--- |
| 11 | ■ RECOMMENDED OPERATING <br> CONDITIONS | Added note on the Operation Ambient Temperature. <br> Moved the "High Level Input Voltage" and "Low Level Input <br> Voltage" to DC Characteristics. |
| 12 | 1. DC Characteristics | Added Operating power supply current (typ) of lower <br> frequency. |
| Moved the "High Level Input Voltage" and "Low Level Input <br> Voltage" from RECOMMENDED OPERATING <br> CONDITIONS. |  |  |
| 16 | ■ CURRENT STATUS ON <br> CONTAINED RESTRICTED <br> SUBSTANCES | Deleted the URL info. |
| 18 | ■ PACKAGE DIMENSION | Deleted the URL info. |

## MB85RC64

MEMO

## MEMO

# FUJITSU SEMICONDUCTOR LIMITED 

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama,
Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan
http://jp.fujitsu.com/fss//en/


#### Abstract

All Rights Reserved. FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device. Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof. Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof. The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products. Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions. The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.


## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for fujitsu manufacturer:
Other Similar products are found below :
FCN-268D008-G/1F FCN-234D050-G/E FCN-361P040-AU FCN-364J016-AU FCN-744G010-AU/0 FCN-264D008-G/2F FCN-260C008A/S3 FCN-268D008-G/21 FCN-268D008-G/3M-R FCN-723D010/2 FCN-361J016-AU FCN-268D024-G/10-R FCN-264D008-G/2D FCN-237B050-G/W FCN-361J024-AU FCN-268D008-G/20 FCN-230C050-C/E FCN-363J008 MAT4Z-DR FCN-268M024-G/1D FTP639USL202 FTR-F1AA024V FTR-H1CA012V FTR-K3AB012W FTR-MYAA005D FTR-P6GN012WA PZ-2A2415 PZ-2A2425 PZ2A2430 PZ-2A2445 PZ-4A2620 PZ-4A2650 PZ-6A2805 PZ-6A2810 PZ-6A2830 PZ-6A2840 GZ-12C GZ-12W GZ-18H GZ-9H AL-24W-K DZ4E-12V ITT2B-EH ITT2-BR 25A04C24C 25A04C28C RY-48W-K RY-5WZ-K 26A06C54E RZ-24C

