Memory FRAM

1M (128 K × 8) Bit SPI

MB85RS1MT

DESCRIPTION

MB85RS1MT is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 131,072 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS1MT adopts the Serial Peripheral Interface (SPI).


The MB85RS1MT is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS1MT can be used for 10¹³ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM. MB85RS1MT does not take long time to write data like Flash memories or E²PROM, and MB85RS1MT takes no wait time.

■ FEATURES

 Bit configuration 	: 131,072 words \times 8 bits
Serial Peripheral Interface	: SPI (Serial Peripheral Interface)
	Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
 Operating frequency 	: 1.8 V to 2.7 V, 25 MHz (Max)
	2.7 V to 3.6 V, 30 MHz (Max)
	For FSTRD command 2.7 V to 3.6 V, 40 MHz (Max)
 High endurance 	: 10 ¹³ times / byte
 Data retention 	: 10 years (+85 °C), 95 years (+ 55 °C), over 200 years (+ 35 °C)
 Operating power supply voltage 	: 1.8 V to 3.6 V
 Low power consumption 	: Operating power supply current 9.5 mA (Max@30 MHz)
	Standby current 120 μA (Max)
	Sleep current 10 μA (Max)
Operation ambient temperature ra	ange : -40 °C to +85 °C
Package	: 8-pin plastic SOP 150mil
	8-pin plastic DFN 5mm × 6mm
	RoHS compliant



PIN ASSIGNMENT






■ PIN FUNCTIONAL DESCRIPTIONS

Pin No.	Pin Name	Functional description
1	CS	Chip Select pin This is an input pin to make chips select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin.
3	WP	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■ WRITING PROTECT" for detail.
7	HOLD	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■ HOLD OPERATION" for detail.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin
DIE PAD		It is allowed for the DIE PAD on the bottom of the DFN8 package to be floating (no con- nection to anything) or to be connected to VSS.


MB85RS1MT

BLOCK DIAGRAM






SPI MODE



MB85RS1MT corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).

SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS1MT works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (refer to "■ WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4		Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write
2	BP0	protect block for the WRITE command (refer to "■ BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible.
1	WEL	Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. The rising edge of CS after WRSR command recognition. The rising edge of CS after WRITE command recognition.
0	0	This is a bit fixed to "0".

■ OP-CODE


MB85RS1MT accepts 9 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.

Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110в
WRDI	Reset Write Enable Latch	0000 0100в
RDSR	Read Status Register	0000 0101в
WRSR	Write Status Register	0000 0001в
READ	Read Memory Code	0000 0011в
WRITE	Write Memory Code	0000 0010в
RDID	Read Device ID	1001 1111в
FSTRD	Fast Read Memory Code	0000 1011в
SLEEP	Sleep Mode	1011 1001в

■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) . WREN command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset. WRDI command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".




• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of \overline{CS} . RDSR command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".




• WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the WP signal level until the end of command sequence. WRSR command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".



• READ

The READ command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 7-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. READ command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".



• WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 7-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen \overline{CS} will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely. WRITE command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".

CS	7			
SCK		13 14 15 26 2	27 28 29 30 31 32 33 34 35	36 37 38 39
	OP-CODE	24-bit Address	, Da	ta In
SI	<u>\0 0 0 0 0 0 0</u> /1\0/xXxXxXxXxX	XXX16X · · · X 5 X∠	¥X3X2X1X0 <u>X</u> 7X6X5X4	3/2/1/0/
SO	MSB	High-Z	LSB MSB	LSB
30				

• FSTRD

The FSTRD command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 7-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When \overline{CS} is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before \overline{CS} rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely. FSTRD command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 40 MHz (2.7 V to 3.6 V) operation".

CS		\square
SCK		
	OP-CODE 24-bit Address 8-bit Dummy	
SI	$\underline{10000}/1\underline{11}\times\underline{X}\times\underline{X}\times\underline{X}\times\underline{X}\times\underline{X}\times\underline{X}$	
SO	MSB High-Z LSB MSB Data Out LSB √(7\6\5\4\3\2\1\0\	、 、
50		
	Inva	alid

• RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until \overline{CS} is risen. RDID command is applicable to "Up to 25 MHz (1.8 V to 2.7 V) and 30 MHz (2.7 V to 3.6 V) operation".

cs										
scк0 1 2	3 4	5 		9 1		「		32 3	3 34	35 36 37 38 39
	1 1	1 1	1	Inva	alid	_ 				
SO High-Z	SO High-Z Data Out $31/30/29/28/$ \dots $8/7/6/5/4/3/2/1/0$ MSB LSB									
				b	it					
	7	6	5	4	3	2	1	0	Hex	
Manufacturer ID	0	0	0	0	0	1	0	0	04н	Fujitsu
Continuation code	0	1	1	1	1	1	1	1	7 Fн	
	Prop	rietary	y use		[Densit	у		Hex	
Product ID (1st Byte)	0	0	1	0	0	1	1	1	27н	Density: 00111 _B = 1 Mbit
			P	roprie	tary u	se			Hex	
Product ID (2nd Byte)	0	0	0	0	0	0	1	1	03н	


• SLEEP

The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of \overline{CS} after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of \overline{CS} after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are logically ignored and SO changes to a Hi-Z state. If input pin(s) other than \overline{CS} pin is (are) not fixed to VSS or VDD, flow-throw current may flow.



Returning to an normal operation from the SLEEP mode is carried out after trec (Max 400 μ s) time from the falling edge of \overline{CS} (see the figure below). It is possible to return \overline{CS} to H level before trec time. However, it is prohibited to bring down \overline{CS} to L level again during trec period.



BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	BP0 Protected Block			
0	0	None			
0	1	18000н to 1FFFFн (upper 1/4)			
1	0	10000н to 1FFFFн (upper 1/2)			
1	1	00000н to 1FFFFн (all)			


WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, \overline{WP} as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	Х	Х	Protected	Protected	Protected
1	0	Х	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

HOLD OPERATION

Hold status is retained without aborting a command if \overline{HOLD} is "L" level while \overline{CS} is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a \overline{HOLD} pin input is transited to the hold condition as shown in the diagram below. In case the \overline{HOLD} pin transited to "L" level when SCK is "L" level, return the \overline{HOLD} pin to "H" level at SCK being "L" level. In the same manner, in case the \overline{HOLD} pin transited to "L" level when SCK is "H" level when SCK is "H" level, return the \overline{HOLD} pin transited to "L" level when SCK is "H" level, return the \overline{HOLD} pin to "H" level, return the \overline{HOLD} pin to "H" level at SCK being "L" level. In the same manner, in case the \overline{HOLD} pin transited to "L" level when SCK is "H" level, return the \overline{HOLD} pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If \overline{CS} is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Farameter	Symbol	Min	Мах	Onit
Power supply voltage*	Vdd	- 0.5	+ 4.0	V
Input voltage*	VIN	- 0.5	Vdd + 0.5	V
Output voltage*	Vout	- 0.5	Vdd + 0.5	V
Operation ambient temperature	TA	- 40	+ 85	°C
Storage temperature	Tstg	- 55	+ 125	°C

*: These parameters are based on the condition that V_{SS} is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol		Unit		
Falameter	Symbol	Min	Тур	Max	Onic
Power supply voltage ^{*1}	Vdd	1.8	3.3	3.6	V
Operation ambient temperature ^{*2}	TA	- 40	—	+ 85	°C

*1: These parameters are based on the condition that Vss is 0 V.

- *2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol Condition			Value			
Faianielei	Symbol	Condition	Min	Тур	Max	Unit	
		$0 \le \overline{CS} < V_{DD}$			200		
Input leakage current*1	111	$\overline{\text{CS}} = \text{V}_{\text{DD}}$	_		1	μA	
	11	$\overline{WP}, \overline{HOLD}, SCK$ $SI = 0 V to V_{DD}$	_		1	pu i	
Output leakage current*2	Ilo	$SO = 0 V to V_{DD}$			1	μΑ	
On anotic a source averally averaged	lod	SCK = 1 MHz		0.77	—	mA	
		SCK = 10 MHz		2.3		mA	
Operating power supply current		SCK = 25 MHz		4.85		mA	
		SCK = 30 MHz		5.7	9.5	mA	
Standby current	lsв	$SCK = SI = \overline{CS} = V_{DD}$		25	120	μΑ	
Sleep current	lzz	CS = V _{DD} All inputs Vss or V _{DD}			10	μΑ	
Input high voltage	Vін	$V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$	$V_{\text{DD}} \times 0.7$		$V_{\text{DD}} + 0.5$	V	
Input low voltage	Vı∟	$V_{DD} = 1.8 \text{ V to } 3.6 \text{ V}$	- 0.5		$V_{\text{DD}} \times 0.3$	V	
Output high voltage	Vон	Iон = − 2 mA	$V_{\text{DD}}-0.5$			V	
Output low voltage	Vol	IoL = 2 mA			0.4	V	
Pull up resistance for \overline{CS}	R₽		18	33	80	kΩ	

*1 : Applicable pin : \overline{CS} , \overline{WP} , \overline{HOLD} , SCK, SI

*2 : Applicable pin : SO

2. AC Characteristics

			lue			
Parameter	Symbol		z operation*1 V to 2.7 V)	Up to 30 MHz operation* ² (V _{DD} = 2.7 V to 3.6 V)		Unit
		Min	Max	Min	Max	
SCK clock frequency (All commands except FST- RD command)	fск	0	25	0	30	MHz
SCK clock frequency (for FSTRD command)	fск	0	25	0	40	MHz
Clock high time	tсн	15	—	11		ns
Clock low time	tc∟	15	—	11	—	ns
Chip select set up time	t csu	10	—	10	—	ns
Chip select hold time	tсsн	10	—	10	—	ns
Output disable time	top	_	12		12	ns
Output data valid time	todv	—	18		9	ns
Output hold time	tон	0	—	0	—	ns
Deselect time	t⊳	40	—	40	—	ns
Data in rising time	tR	—	50		50	ns
Data falling time	t⊧	_	50		50	ns
Data set up time	t su	5	—	5	—	ns
Data hold time	tн	5	—	5	—	ns
HOLD set uptime	tнs	10	—	10		ns
HOLD hold time	tнн	10	—	10	—	ns
HOLD output floating time	tнz		20	_	20	ns
HOLD output active time	t∟z		20		20	ns
SLEEP recovery time	t REC		400		400	μS

*1 : All commands except FSTRD are applicable to "Up to 25 MHz operation" in $V_{DD} = 1.8$ V to 2.7 V.


*2 : All commands except FSTRD are applicable to "Up to 30 MHz operation" in $V_{DD} = 2.7$ V to 3.6 V.

FUITSU

AC Test Condition

Power supply voltage Operation ambient temperature Input voltage magnitude	: 1.8 V to 3.6 V : $-40 \degree C$ to $+85 \degree C$: $V_{DD} \times 0.7 \le V_{IH} \le V_{DD}$ $0 \le V_{IL} \le V_{DD} \times 0.3$
Input rising time	: 5 ns
Input falling time	: 5 ns
Input judge level	: V _{DD} /2
Output judge level	: V _{DD} /2

AC Load Equivalent Circuit




3. Pin Capacitance

Parameter	Symbol	Condition	Va	lue	Unit
Farameter	Symbol	Condition	Min	Max	Onit
Output capacitance	Co	$V_{DD} = V_{IN} = V_{OUT} = 0 V,$		8	pF
Input capacitance	Cı	f = 1 MHz, T _A = +25 °C		6	pF




■ TIMING DIAGRAM


Serial Data Timing



• Hold Timing



MB85RS1MT



Parameter	Symbol	Va	Unit	
Falameter	Symbol	Min	Max	Onic
CS level hold time at power OFF	tpd	400		ns
CS level hold time at power ON	tpu	250	—	μs
Power supply rising time	tr	0.05	_	ms/V
Power supply falling time	tf	0.1		ms/V

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

ltem	Min	Max	Unit	Parameter
Read/Write Endurance*1	10 ¹³	_	Times/byte	Endurance of the sum of read counts and write counts. Operation Ambient Temperature $T_A = +85 \text{ °C}$
	10			Operation Ambient Temperature $T_A = +85 \ ^{\circ}C$
Data Retention*2	95		Years	Operation Ambient Temperature $T_A = +55 \text{ °C}$
	≥ 200	_		Operation Ambient Temperature $T_A = +35 \text{ °C}$

*1 : Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.


*2 : Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed. **ESD AND LATCH-UP**

Test	DUT	Value
ESD HBM (Human Body Model) JESD22-A114 compliant		≥ 2000 V
ESD CDM (Charged Device Model) JESD22-C101 compliant	MB85RS1MTPNF-G-JNE1 MB85RS1MTPNF-G-JNERE1 MB85RS1MTPN-G-AWEWE1	≥ 1000 V
Latch-Up (C-V Method) Proprietary method		≥ 200 V

• C-V method of Latch-Up Resistance Test



Note : Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5 times, this test must be stopped immediately.

■ REFLOW CONDITIONS AND FLOOR LIFE

[JEDEC MSL] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020D)

Current status on Contained Restricted Substances

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION


Part number	Package	Shipping form	Minimum shipping quantity
MB85RS1MTPNF-G-JNE1	8-pin plastic SOP	Tube	*1
MB85RS1MTPNF-G-JNERE1	8-pin plastic SOP	Embossed Carrier tape	1500
MB85RS1MTPN-G-AWEWE1	8-pin plastic DFN	Embossed Carrier tape	1500

*1 : Please contact our sales office about minimum shipping quantity.




PACKAGE DIMENSION







MB85RS1MT

(Continued)






■ MARKING (Example)




PACKING INFORMATION

- 1. Tube
- 1.1 Tube Dimensions
 - Tube/stopper shape (example)




• Tube cross-sections and Maximum quantity



(Dimensions in mm)

• Direction of index in tube



1.2 Product label indicators


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
(3N)2 XXXXXXXXX XXXXXX (FJ control number) XXX pcs (Quantity) XXXXXXXXXXXXXX (Customer part number or FJ part number) WWW WWW WWWWWWWWWWWWWWWWWWWWWWWWWWWWW



1.3 Dimensions for Containers


(1) Dimensions for inner box



L	W	Н
540	125	75

(Dimensions in mm)

(2) Dimensions for outer box




L	W	Н
565	270	180


(Dimensions in mm)

2. Emboss Tape

2.1 Tape Dimensions (not drawn to scale)(8-pin plastic SOP 150mil)




MB85RS1MT




2.2 Tape Dimensions (not drawn to scale)(8-pin plastic DFN 5mm × 6mm)

2.3 IC orientation


8-pin plastic SOP 150mil



8-pin plastic DFN 5mm \times 6mm



2.4 Reel dimensions




Dimensions in mm							
	А	В	С	W1	W2		
SOP8	330	100	13	12.4	18.4		
DFN8	330	100	13	13.5	17.5		



2.5 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]




Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag) DFN8 [MSL Label (100mm \times 70mm)]



32

2.6 Dimensions for Containers


(1) Dimensions for inner box



	Tape width	L	W	Н
SOP8	12	365	345	40
DFN8	12	350	335	35

(Dimensions in mm)

(2) Dimensions for outer box




	L	W	н
SOP8	415	400	315
DFN8	384	368	225

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results	
1	FEATURESPackage		
2	PIN ASSIGNMENT	Added 8-pin plastic DFN, omitting WLP and DIP.	
3	■ PIN FUNCTIONAL DESCRIPTIONS		
21	■ ORDERING INFORMATION		
23	■ PACKAGE DIMENSION		
24	■ MARKING	Added 8-pin plastic DFN.	
29	PACKING2.2 Tape Dimensions		



FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED

Shin-Yokohama TECH Building, 3-9-1 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan https://www.fujitsu.com/jp/fsm/en/

All Rights Reserved.

FUJITSU SEMICONDUCTOR MEMORY SOLUTION LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION ") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR MEMORY SOLUTION sales representatives before order of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR MEMORY SOLUTION device. FUJITSU SEMI-CONDUCTOR MEMORY SOLUTION disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR MEMORY SOLUTION device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR MEMORY SOLUTION or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR MEMORY SOLUTION assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR MEMORY SOLUTION shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: Marketing Division

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for F-RAM category:

Click to view products by Fujitsu Semiconductor manufacturer:

Other Similar products are found below :

FM24C64B-GTRFM25640B-GFM25640B-GTRFM25V02A-DGQFM24V05-GTRFM1808B-SGTRFM24V02A-GTRFM24W256-GTRFM25V02A-DGTRFM28V020-SGTRFM28V202A-TGCY15B108QI-20LPXCFM22L16-55-TGFM24C04B-GFM24C04B-GTRFM24C16B-GTRFM24C64B-GFM24CL04B-GTRFM24CL16B-GTRFM24CL64B-GTRFM24V10-GFM24VN10-GFM24W256-GFM25040B-GTRFM25CL64B-GFM25CL64B-GTRFM25L04B-GTRFM25L16B-GTRFM24V10-GTRFM25V02A-DGFM25V02A-GTRFM25V20A-DGFM25V20A-DGQFM28V020-SGFM28V100-TGFM31256-GFM31256-GTRFM3164-GMB85R1001ANC-GE1MB85RS256BPNF-G-JNERE1MB85RC1MTPNF-G-JNERE1MB85RS1MTPNF-G-JNERE1MB85RC64VPNF-G-JNERE1MB85RC64VPNF-G-JNERE1MB85RS64TPNF-G-JNERE2MB85RS128TYPNF-GS-BCERE1MB85RC64TAPNF-G-BDERE1MB85RC64VPNF-G-JNERE1