


Features


- 650 V enhancement mode power transistor
- Bottom-cooled, small 5x6 mm PDFN package
- $R_{DS(on)} = 225 \text{ m}\Omega$
- $I_{DS(max)} = 8 A$
- Ultra-low FOM
- Simple gate drive requirements (0 V to 6 V)
- Transient tolerant gate drive (-20 V / +10 V)
- High switching frequency (> 1 MHz)
- Fast and controllable fall and rise times
- Reverse conduction capability
- Zero reverse recovery loss
- Source Sense (SS) pin for optimized gate drive
- RoHS 3 (6+4) compliant





Circuit Symbol





Applications

- Power Adapters
- LED Lighting Drivers
- Fast Battery Charging
- Power Factor Correction
- Appliance Motor Drives
- Wireless Power Transfer
- Industrial Power Supplies

Description

The GS-065-008-1-L is an enhancement mode GaN-on-Silicon power transistor. The properties of GaN allow for high current, high voltage breakdown and high switching frequency. GaN Systems innovates with industry leading advancements such as patented **Island Technology**® cell layout which realizes high-current die and high yield. The GS-065-008-1-L is a bottom-side cooled transistor that offers very low junction-to-case thermal resistance for demanding high power applications. These features combine to provide very high efficiency power switching.



Absolute Maximum Ratings (T_{case} = 25 °C except as noted)

Parameter	Symbol	Value	Unit
Operating Junction Temperature	TJ	-55 to +150	°C
Storage Temperature Range	Ts	-55 to +150	°C
Drain-to-Source Voltage	V_{DS}	650	V
Drain-to-Source Voltage - transient (Note 1)	$V_{DS(transient)}$	850	V
Gate-to-Source Voltage	V_{GS}	-10 to +7	V
Gate-to-Source Voltage - transient (Note 1)	$V_{GS(transient)}$	-20 to +10	V
Continuous Drain Current (T _{case} = 25 °C)	I _{DS}	8	Α
Continuous Drain Current (T _{case} = 100 °C)	I _{DS}	5	Α
Pulse Drain Current (Pulse width 10 μ s, V_{GS} = 6 V) (Note 2)	I _{DS Pulse}	13.5	А

⁽¹⁾ For \leq 1 μ s

Thermal Characteristics (Typical values unless otherwise noted)

Parameter	Symbol	Value	Units
Thermal Resistance (junction-to-case) – bottom side	R⊚JC	2	°C /W
Thermal Resistance (junction-to-ambient) (Note 3)	R _{⊝JA}	38	°C /W
Maximum Soldering Temperature (MSL3 rated)	T _{SOLD}	260	°C

⁽³⁾ Device mounted on 1.6 mm PCB thickness FR4, 4-layer PCB with 2 oz. copper on each layer. The recommendation for thermal vias under the thermal pad is 0.3 mm diameter (12 mil) with 0.635 mm pitch (25 mil). The copper layers under the thermal pad and drain pad are 25 x 25 mm² each. The PCB is mounted in horizontal position without air stream cooling.

Ordering Information

Ordering code	Package type	Packing method	Qty	Reel Diameter	Reel Width
GS-065-008-1-L-TR	5x6 mm PDFN	Tape-and-Reel	3000	13″	12mm
GS-065-008-1-L-MR	5x6 mm PDFN	Mini-Reel	250	7"	12mm

⁽²⁾ Defined by product design and characterization. Value is not tested to full current in production.



Electrical Characteristics (Typical values at $T_J = 25$ °C , $V_{GS} = 6$ V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Drain-to-Source Blocking Voltage	$V_{(BL)DSS}$	650			V	$V_{GS} = 0 \text{ V}, I_{DSS} \leq 13 \mu\text{A}$	
Drain-to-Source On Resistance	R _{DS(on)}		225	285	mΩ	V _{GS} = 6 V, T _J = 25 °C I _{DS} = 2.2 A	
Drain-to-Source On Resistance	R _{DS(on)}		569		mΩ	$V_G = 6 \text{ V}, T_J = 150 \text{ °C}$ $I_{DS} = 2.2 \text{ A}$	
Gate-to-Source Threshold	$V_{GS(th)}$	1.1	1.7	2.6	٧	$V_{DS} = V_{GS}$, $I_{DS} = 1.7$ mA	
Gate-to-Source Current	I _{GS}		40		μΑ	$V_{GS} = 6 \text{ V}, V_{DS} = 0 \text{ V}$	
Gate Plateau Voltage	V_{plat}		3.5		>	$V_{DS} = 400 \text{ V}, I_{DS} = 8 \text{ A}$	
Drain-to-Source Leakage Current	I _{DSS}		0.5	13	μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 25 \text{ °C}$	
Drain-to-Source Leakage Current	I _{DSS}		102		μΑ	$V_{DS} = 650 \text{ V}, V_{GS} = 0 \text{ V}$ $T_J = 150 \text{ °C}$	
Internal Gate Resistance	R_{G}		2		Ω	f = 5 MHz	
Input Capacitance	C _{ISS}		54		pF	V _{DS} = 400 V	
Output Capacitance	Coss		14		pF	$V_{GS} = 0 V$	
Reverse Transfer Capacitance	C _{RSS}		0.3		pF	f = 100 kHz	
Effective Output Capacitance, Energy Related (Note 4)	C _{O(ER)}		21		рF	V _{GS} = 0 V	
Effective Output Capacitance, Time Related (Note 5)	C _{O(TR)}		34		pF	V _{DS} = 0 to 400 V	
Total Gate Charge	Q _G		1.6		nC		
Gate-to-Source Charge	Q_{GS}		0.5		nC	$V_{GS} = 0 \text{ to } 6 \text{ V}$ $V_{DS} = 400 \text{ V}$	
Gate-to-Drain Charge	Q_{GD}		0.5		nC		
Output Charge	Qoss		14		nC	V _{GS} = 0 V, V _{DS} = 400 V	
Reverse Recovery Charge	Q _{RR}		0		nC		
Output Capacitance Stored Energy	E _{OSS}		1.7		μЈ	$V_{DS} = 400 \text{ V}$ $V_{GS} = 0 \text{ V, f} = 100 \text{ kHz}$	

⁽⁴⁾ $C_{O(ER)}$ is the fixed capacitance that would give the same stored energy as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS}

⁽⁵⁾ $C_{O(TR)}$ is the fixed capacitance that would give the same charging time as C_{OSS} while V_{DS} is rising from 0 V to the stated V_{DS} .



Electrical Characteristics cont'd (Typical values at $T_J = 25$ °C, $V_{GS} = 6$ V unless otherwise noted)

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Turn-On Delay	t _{D(on)}		2.4		ns	
Rise Time	t _R		4.8		ns	$V_{DD} = 400 \text{ V}, V_{GS} = 0-6 \text{ V},$
Turn-Off Delay	t _{D(off)}		6		ns	$I_{DS} = 4 A$,
Fall Time	t _F		8		ns	$R_{G(on)} = 15 \Omega, R_{G(off)} = 2 \Omega,$ $L = 200 \mu H, L_P = 9 nH$
Switching Energy during turn-on	E _{on}		11		μЈ	(Notes 6,7,8)
Switching Energy during turn-off	E _{off}		4		μЈ	
Output Capacitance Stored Energy	E _{OSS}		1.7		μЈ	V _{DS} = 400 V V _{GS} = 0 V, f = 100 kHz

⁽⁶⁾ See Figure 16 for switching test circuit diagram.

⁽⁷⁾ See Figure 17 for switching time definition waveforms.

⁽⁸⁾ L_P = parasitic inductance.



Electrical Performance Graphs





Figure 1: Typical I_{DS} vs. V_{DS} @ T_J = 25 $^{\circ}$ C







Figure 2: Typical I_{DS} vs. V_{DS} @ $T_J = 150$ $^{\circ}$ C





Electrical Performance Graphs





Figure 5: Typical I_{DS} vs. V_{DS} @ V_{GS} = 6 V









Figure 6: Typical V_{GS} vs. $Q_G @ V_{DS} = 100, 400 V$





Electrical Performance Graphs





0.5

-50 -30 -10 10

50 70 90 110 130 150

Temperature (°C)

Figure 12: Normalized R_{DS(on)} as a function of T_J



Thermal Performance Graphs






Figure 13: Safe Operating Area @ T_{case} = 25 °C





(1.00 = Nominal DC thermal impedance)

Rev 210104



Test Circuits




Figure 16: Switching Test Circuit




Figure 17: Switching Time Waveforms





Application Information

For more information, please refer to the application note entitled: "An Introduction to GaN Enhancement Mode HEMTs" at www.gansystems.com

Gate Drive

The recommended gate drive voltage range, V_{GS} , is 0 V to + 6 V for optimal $R_{DS(on)}$ performance. Also, the repetitive gate to source voltage, maximum rating, $V_{GS(AC)}$, is +7 V to -10 V. The gate can survive non-repetitive transients up to +10 V and – 20 V for pulses up to 1 μ s. These specifications allow designers to easily use 6.0 V or 6.5 V gate drive settings. At 6 V gate drive voltage, the enhancement mode high electron mobility transistor (E-HEMT) is fully enhanced and reaches its optimal efficiency point. A 5 V gate drive can be used but may result in lower operating efficiency. Inherently, GaN Systems E-HEMT do not require negative gate bias to turn off. Negative gate bias, typically $V_{GS} = -3$ V, ensures safe operation against the voltage spike on the gate, however it may increase reverse conduction losses if not driven properly. For more details, please refer to the gate driver application note "Gate Driver Circuit Design with GaN E-HEMTs" at www.gansystems.com

Similar to a silicon MOSFET, an external gate resistor can be used to control the switching speed and slew rate. Adjusting the resistor to achieve the desired slew rate may be needed. Lower turn-off gate resistance, $R_{G(OFF)}$ is recommended for better immunity to cross conduction. Please see the gate driver application note for more details.

A standard MOSFET driver can be used provided that it supports 6 V for gate drive and the UVLO is suitable for 6 V operation. Gate drivers with low impedance and high peak current are recommended for fast switching speed. GaN Systems E-HEMTs have significantly lower Q_G when compared to equally sized R_{DS(on)} MOSFETs, so high speed can be reached with smaller and lower cost gate drivers.

Some non-isolated half bridge MOSFET drivers are not compatible with 6 V gate drive due to their high under-voltage lockout threshold. Also, a simple bootstrap method for high side gate drive may not be able to provide tight tolerance on the gate voltage. Therefore, special care should be taken when you select and use the half bridge drivers. Please see the gate driver application note for more details.

Parallel Operation

Design wide tracks or polygons on the PCB to distribute the gate drive signals to multiple devices. Keep the drive loop length to each device as short and equal length as possible.

GaN enhancement mode HEMTs have a positive temperature coefficient on-state resistance which helps to balance the current. However, special care should be taken in the driver circuit and PCB layout since the device switches at very fast speed. It is recommended to have a symmetric PCB layout and equal gate drive loop length (star connection if possible) on all parallel devices to ensure balanced dynamic current sharing. Adding a small gate resistor (1-2 Ω) on each gate is strongly recommended to minimize the gate parasitic oscillation.



Source Sensing

The package features a dedicated source sense pin which enhances the switching performance by eliminating the common source inductance if a dedicated gate drive signal kelvin connection is created. This can be achieved by connecting the gate drive signal from the driver to the gate pad and returning from the source sense pad to the driver ground reference.


Thermal

The substrate is internally connected to the source/thermal pad on the bottom-side of the package. The transistor is designed to be cooled using the printed circuit board. The Drain pad is not as thermally conductive as the thermal pad. However, adding more copper under this pad will improve thermal performance by reducing the package temperature.

Thermal Modeling

RC thermal models are available to support detailed thermal simulation using SPICE. The thermal models are created using the Cauer model, an RC network model that reflects the real physical property and packaging structure of our devices. This approach allows our customers to extend the thermal model to their system by adding extra R_{θ} and C_{θ} to simulate the Thermal Interface Material (TIM) or Heatsink.

RC thermal model:



RC breakdown of Roic

R _e (°C/W)	C _θ (W·s/°C)
$R_{\theta 1} = 0.1$	$C_{\theta 1} = 2.0E-05$
$R_{\theta 2} = 1.2$	$C_{\theta 2} = 1.8E-04$
$R_{\theta 3} = 0.62$	$C_{\theta 3} = 1.8E-03$
$R_{\theta 4} = 0.08$	$C_{04} = 2.3E-03$

For more detail, please refer to Application Note entitled "Modeling Thermal Behavior of GaN Systems' GaNPX® Using RC Thermal SPICE Models" available at www.gansystems.com

Reverse Conduction

GaN Systems enhancement mode HEMTs do not have an intrinsic body diode and there is zero reverse recovery charge. The devices are naturally capable of reverse conduction and exhibit different characteristics depending on the gate voltage. Anti-parallel diodes are not required for GaN Systems transistors as is the case for IGBTs to achieve reverse conduction performance.



GS-065-008-1-L 650 V E-mode GaN transistor Datasheet

On-state condition ($V_{GS} = +6 \text{ V}$): The reverse conduction characteristics of a GaN Systems enhancement mode HEMT in the on-state is similar to that of a silicon MOSFET, with the I-V curve symmetrical about the origin and it exhibits a channel resistance, $R_{DS(on)}$, similar to forward conduction operation.

Off-state condition ($V_{GS} \le 0$ V): The reverse characteristics in the off-state are different from silicon MOSFETs as the GaN device has no body diode. In the reverse direction, the device starts to conduct when the gate voltage, with respect to the drain, V_{GD} , exceeds the gate threshold voltage. At this point the device exhibits a channel resistance. This condition can be modeled as a "body diode" with slightly higher V_F and no reverse recovery charge.

If negative gate voltage is used in the off-state, the source-drain voltage must be higher than $V_{GS(th)}+V_{GS(off)}$ in order to turn the device on. Therefore, a negative gate voltage will add to the reverse voltage drop " V_F " and hence increase the reverse conduction loss.

Blocking Voltage

The blocking voltage rating, $V_{(BL)DSS}$, is defined by the drain leakage current. The hard (unrecoverable) breakdown voltage is approximately 30 % higher than the rated $V_{(BL)DSS}$. As a general practice, the maximum drain voltage should be de-rated in a similar manner as IGBTs or silicon MOSFETs. All GaN E-HEMTs do not avalanche and thus do not have an avalanche breakdown rating. The maximum drain-to-source rating is 650 V and does not change with negative gate voltage. GaN Systems tests devices in production with a 850 V Drain-to-source voltage pulse to insure blocking voltage margin.

Packaging and Soldering

The package is a standard PDFN and it can withstand at least 3 reflow cycles.

It is recommended to use the reflow profile in IPC/JEDEC J-STD-020 REV D.1 (March 2008)


The basic temperature profiles for Pb-free (Sn-Ag-Cu) assembly are:

- Preheat/Soak: 60 120 seconds. T_{min} = 150 °C, T_{max} = 200 °C.
- Reflow: Ramp up rate 3 °C/sec, max. Peak temperature is 260 °C and time within 5 °C of peak temperature is 30 seconds.
- Cool down: Ramp down rate 6 °C/sec max.

Using "No-Clean" soldering paste and operating at high temperatures may cause a reactivation of the "No-Clean" flux residues. In extreme conditions, unwanted conduction paths may be created. Therefore, when the product operates at greater than $100\,^{\circ}$ C it is recommended to also clean the "No-Clean" paste residues.



Recommended PCB Footprint



Top side view

Pad sizes


	m	m	Inc	ches
	X (width)	Y (height)	X (width)	Y (height)
Α	0.50	0.70	0.020	0.028
В	4.30	2.20	0.170	0.087
C1	0.50	0.25	0.020	0.001
C2	A 31	0.45	0.170	0.018

Dimensions

	mm	inches	. \square
d	2.53	0.100	PCB pad openings
е	0.70	0.028	[-] Parkana and
f	1.95	0.077	Package outline
g	1.27	0.050	
h	0.35	0.138	




Package Dimensions



	mm	Inches*	
Α	5.00	0.197	+/- 0.100 mm (0.004")
A1	0.35	0.014	+/- 0.050 mm (0.002")
A2	0.50	0.020	+/- 0.050 mm (0.002")
A 3	0.77	0.030	+/- 0.050 mm (0.002")
A4	4.30	0.169	+/- 0.100 mm (0.004")
В	6.00	0.236	+/- 0.100 mm (0.004")
B1	0.70	0.028	+/- 0.100 mm (0.004")
B2	1.90	0.075	
B3	2.20	0.087	+/- 0.100 mm (0.004")
B4	0.50	0.020	•
C	0.85	0.033	+/- 0.050 mm (0.002")
C1	0.03	0.001	+0.02/-0.03 mm (0.001")
*11-			


*Inch measurements are approximate values

Part Marking






Tape and Reel Information




Dimensions (mm) 330 mm) 7" mini-re

	13" reel	(330 mm)	7" mini-r	eel (180 mm)
	Nominal	Tolerance	Nomina	l Tolerance
Di	330.0	+/- 2.0	180.0	+0.0 / - 3.0
Wo	18.4	MAX	18.4	MAX
Wi	12.4	+ 2.0 / - 0.0	12.4	+ 3.0 / - 0.05
Hu	100.0	+/- 2.0	55.0	+/- 5.0
Hh	20.2	MIN	20.2	MIN
Sw	1.5	MIN	1.6	MIN
Hd	13.0	+ 0.5 / - 0.2	13.0	+5.0 / - 0.2



Note: Wo and Wi measured at hub




Dimensions (mm)

N	Iominal	Tolerance
P1	8.00	+/- 0.1
W	12.00	+/- 0.3
Ко	1.20	+/- 0.1
Ao	5.30	+/- 0.1
Во	6.30	+/- 0.1
Sp	4.00	+/- 0.1
Sd	1.50	+ 0.1 / - 0.0
St	1.75	+/- 0.1
SA	5.50	+/- 0.05
SB	2.00	+/- 0.05



Tape and Reel Box Dimensions



Outside dimensions (mm)

	7" mini-reel	13" tape-reel
W	203	346
L	203	346
Н	35	35

www.gansystems.com

Important Notice – Unless expressly approved in writing by an authorized representative of GaN Systems, GaN Systems components are not designed, authorized or warranted for use in lifesaving, life sustaining, military, aircraft, or space applications, nor in products or systems where failure or malfunction may result in personal injury, death, or property or environmental damage. The information given in this document shall not in any event be regarded as a guarantee of performance. GaN Systems hereby disclaims any or all warranties and liabilities of any kind, including but not limited to warranties of non-infringement of intellectual property rights. All other brand and product names are trademarks or registered trademarks of their respective owners. Information provided herein is intended as a guide only and is subject to change without notice. The information contained herein, or any use of such information does not grant, explicitly, or implicitly, to any party any patent rights, licenses, or any other intellectual property rights. GaN Systems standard terms and conditions apply. All rights reserved.



GS-065-008-1-L 650 V E-mode GaN transistor Datasheet

Revision #	Changes from Previous	Owner
180720	Initial draft. Key specs from NPI requirements. (Rdson, Coss, operating temp range, Idss). Remainder of specs derived from scaling and simulation (thermals)	J. Ajersch
180803	Added DR and MR quantities and reel sizes	J. Ajersch
180928	Changed current to 8 A	P. Di Maso
181214	Started from version 180928. Changed part number from GS0-065-008-1-L to GS-065-008-1-L. Added note 2 in absolute rating table. Changed original note 2, 3, 4 to note 3, 4, 5. Changed Rdson test condition, IDS from 2.3A to 2.2A. Added VGS(th) test condition, Ids = 1.74 mA.	Jason Xu J. Ajersch
	Removed "CONFIDENTIAL" from title. Updated recommended PCB footprint drawing. Updated Package Dimensions drawing Added "Applications" section. Changed blocking voltage from BV_{DS} to $V_{(BL)DSS}$	
190129	Started from 181214. Updated footer date. Added Vplat. Added Rdson @Tj=150C. Added Eoss. Changed Eoss test condition from 1 MHz to 100 kHz. Updated render, package outline, circuit symbol, recommended PCB footprint, Part Marking.	Jason Xu
190227	Started from 190129. Added reel and box dimensions. IDS_Pulse from 18 to 15A. V _{GS(th)} from 1.3 to 1.4V. Ciss from 65 to 52. Coss from 17 to 14. Co(TR) from 35 to 37. Eoss from 1.9 to 1.8. Qoss from 14 to 14.7. Q _{GD} from 0.4 to 1. Changed 20MHz to 10 MHz.	Jason Xu
200423	Align the formatting with latest datasheet by using GS-065-011-1-L Rev 200309 as template. EC table parameters updated according to GS-065-008-1-D1 Rev 200325 • Changed IDS Pulse to 13.5A • Added Note 2 for Pulse drain current • Changed V(BL)DSS Condition: Idss = 13.3uA • Added RDS(ON)@25C: Max 285 mOhm • Added RDS(ON)@TJ=150C: Typ.569mOhm • VGS(th) condition: Ids = 1.7 mA • Vplat condition: Ids=8A • IDSS Max: added 13.3A • Added Idss typ. 102 uA • Changed Rg to 1 Ohm	D. Chen





	Changed CV values (read out from CV	
	curve):Ciss=45pF, Coss=14.4pF, Crss=0.3pF	
	 Changed Qg values (read out from Qg curve): 	
	Qg=14.nC, Qgs=0.5nC, Qgd=0.5nC, Qoss=14nC	
	Updated Reel drawing – Rev 2020-4-22-PDFN_12mm	
200427	SPEC CHANGES (Scaled from W3 data)	J Ajersch
	• Coss from 14.4 to 14.2 nF	,
	 Co(er) from 22 to 21 nF 	
	• Co(tr) from 37 to 34 nF	
	• Qg from 1.4 to 1.5 nC	
	• Eoss from 1.8 to 1.7 uJ	
	2 2000 110111 1.0 to 1.7 do	
	UPDATED EPGs	
	• Cxxx (Rev 20042)	
	• Qq (Rev 200427)	
200924	#Added figure 16 (original fig 18 from 08B datasheet) and fig	Amira
200324	17, switching test circuits and waveform	Ammar
	#Added rows for time delay at 25C	7 (IIIIII)
	#Added rows for Eon, Eoff	
	#Added foot note 6,7,8	
	# pulse width changed from 50 μs to 10 μs	
	#Ciss changed from 45pF to 54pF	
	#Coss changed from 14.2pF to 14pF	
	#Capacitance Characteristics (Fig.7) updated	
	#Reverse Conduction Characteristics (Fig. 9 & 10) updated	
	#SOA at 10 µs fig. 13 updated	
	#Added arrow pointing to 0.2us corner for fig 13	
	# LP = changes from 15 to 9 nH	
	# Tj changed from -40C to -55C	
	# Vds(transient) changed from 750V to 850V	
	# Vplat changed from 4V to 3.5V	
	#Qg(6V,400V) changed from 1.5nC to 1.6nC	
	#Figure 6 update (3.5/0.5/0.5/1.6)	
201116	Preliminary removed from Header – GR4 Version	Amira
	Footer adjusted to GR4 regulation ":This product	Ammar
	characteristics and specifications are subject to change	
	without notice" Removed	
	#Render changed new DC: V0LS	
	#Part marking changed following VOLS	
1	#Tape & Reel changed following VOLS	



GS-065-008-1-L 650 V E-mode GaN transistor Datasheet

	#Package dimension drawing changed due to change of C1 value for typical 0.03mm and tolerance +0.02/-0.03mm #Figures 1 & 2 remove Vgs = 3V, 2V and make Vgs=4V Dashed 1. IDSS Max: Changed from 13.3 to 13 uA 2. Rg: Changed from 1 to 2 Ohm	
210104	1- Figure 7 updated, y-axis changed 2- Tape and reel information updated, used Tape - GS- 065-008-1-L - 2020-12-14-02 ECR disposition: No PCN required since FFF not affected. No adverse effects to quality or reliability.	Amira Ammar

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Gan Systems manufacturer:

Other Similar products are found below:

614233C 648584F IRFD120 JANTX2N5237 2N7000 FCA20N60_F109 FDZ595PZ 2SK2545(Q,T) 405094E 423220D

TPCC8103,L1Q(CM MIC4420CM-TR VN1206L 614234A 715780A NTNS3166NZT5G SSM6J414TU,LF(T 751625C

IPS70R2K0CEAKMA1 BUK954R8-60E DMN3404LQ-7 NTE6400 SQJ402EP-T1-GE3 2SK2614(TE16L1,Q) 2N7002KW-FAI

DMN1017UCP3-7 EFC2J004NUZTDG ECH8691-TL-W FCAB21350L1 P85W28HP2F-7071 DMN1053UCP4-7 NTE221 NTE2384

NTE2903 NTE2941 NTE2945 NTE2946 NTE2960 NTE2967 NTE2969 NTE2976 NTE455 NTE6400A NTE2910 NTE2916 NTE2956

NTE2911 US6M2GTR TK10A80W,S4X(S SSM6P69NU,LF