1 FEATURES

- Fully compatible with the "ISO 11898" standard
- High speed (up to 1 M/Baud)
- At least 110 nodes can be connected
- Improved Replacement for the TJA1050
- ±12 kV ESD Protection
- Bus-Fault Protection of -50V to 50V
- Thermally protected
- Transmit Data (TXD) dominant time-out function
- Silent mode in which the transmitter is disabled

2 APPLICATIONS

- Industrial Automation
- High-Speed CAN Bus for Automotive Applications
- SAE J1939 Standard Data Bus Interface
- ISO 11783 Standard Data Bus Interface
- NMEA 2000 Standard Data Bus Interface

3 DESCRIPTION


The HMT1050 is the interface between the Controller Area Network (CAN) protocol controller and the physical bus.

The device provides differential transmit capability to the bus and differential receive capability to the CAN controller.

As a CAN transceiver, this device provides differential transmit capability to the bus and differential receive capability to a CAN controller at signaling rates up to 1 megabit per second (M/bps).


The HMT1050 is designed for operation in especially harsh environments. As a result, the device features cross-wire, overvoltage and loss of ground protection from -27V to 40V, overtemperature shutdown, a -12V to 12V common-mode range, and will withstand voltage transients from -200V to 200V according to ISO7637.

HMT1050 Block Diagram





4 Pin Configuration and Functions



Pi	in	1/0	D
Name	No.	1/0	Description
TXD	1	1	CAN transmit data input (LOW for dominant and HIGH for recessive bus states)
GND	2	GND	Device ground
V _{CC}	3	Supply	Transceiver 5-V supply
RXD	4	0	CAN receive data output (LOW for dominant and HIGH for recessive bus states)
V_{ref}	5	0	Reference output voltage
CANL	6	I/O	Low level CAN bus line
CANH	7	I/O	High level CAN bus line
S	8	I	Mode-select pin (Logic LOW places the device in high-speed mode and logic HIGH places the device in a listen-only silent mode)

5 Specifications

5.1 Absolute Maximum Ratings

See Note⁽¹⁾

Parameter	Description	Min	Max	Unit
V _{CC}	Supply Voltage	-0.3	7	V
	Voltage at any bus terminal (CANH, CANL, V _{ref})	-50	50	V
Vı	Voltage input, transient pulse ⁽²⁾ (CANH, CANL)	-200	200	V
Vı	Voltage input range (TXD, S)	-0.5	6	V
TJ	Junction temperature	-55	170	°C
T _{stg}	Storage temperature	-40	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Tested in accordance with ISO 7637, test pulses 1, 2, 3a, 3b, 5, 6, and 7.

5.2 ESD Ratings

			Value	Unit
	Human body model (HBM), per	All pins	±8000	
V _(ESD)	ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	Bus terminals vs GND	±12000	
Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾			V
discharge	Machine model (MM) ANSI/ESDS5.2-1996		±400	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Condition

Parameter		Description		Min	Max	Unit	
V _{cc}	Supply voltage			4.5	5.5	V	
V_{I} or V_{IC}	Voltage at any	bus terminal (separately o	r common mode)	-24	24	V	
V _{IH}	High-level inpu	t voltage	TVD C	2.0	V _{cc}	V	
V _{IL}	Low-level input	t voltage	TXD, S	0	0.8	V	
V _{ID}	Differential inp	ut voltage	-7	7	V		
	I Cala I accal access		Driver	-70		mA	
Іон	High-level outp	ut current	Receiver	-6			
	Law lawal auton		Driver		70		
l _{OL}	Low-level outpu	ut current	Receiver		6	mA mA	
Tj	Junction	See Absolute Maximum	Ratings ⁽¹⁾ , 1-Mbps	-40	150	°C	
1.)	temperature	minimum signaling rate	-40	130			
	Signaling Rate		20		kbps		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

5.4 Driver Electronical Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Descript	ion	Test Co	nditions	Min	TYP ⁽¹⁾	Max	Unit	
		CANH		4.75V < V _{CC} < 5.25V	3.0	3.6	4.5		
V	Bus output voltage (Dominant)	CANH	$V_1 = 0V$, S at $0V$, $R_L = 0$	4.5V < V _{CC} < 5.5V	2.75		5.2	V	
V _{O(D)}		CANI	60 Ω, See <u>Figure 1</u> and <u>Figure 2</u>	4.75V < V _{CC} < 5.25V	0.8	1.4	1.6	V	
		CANL	and <u>inguie z</u>	4.5V < V _{CC} < 5.5V			1.6		
				4.75V < V _{CC} < 5.25V	2	2.5	3	٧	
V _{O(R)}	V _{O(R)} Bus output volta	ge (Recessive)	60 Ω,See <u>Figure 1</u> and <u>Figure 2</u>	4.5V < V _{CC} < 5.5V	1.8	2.4	3	٧	
	Differential output voltage			4.75V < V _{CC} < 5.25V	1.5	2.2	3		
V			S at OV,See Figure 1 and Figure 2,and Figure 3	4.5V < V _{CC} < 5.5V	1.4		3	V	
V _{OD(D)}	(Dominant)		$V_1 = 0V, R_L = 45 \Omega, S$	4.75V < V _{CC} < 5.25V	1.4		3	V	
			at 0V,See Figure 1 and Figure 2,and Figure 3	4.5V < V _{CC} < 5.5V	1.3		3		
V _{OD(R)}	Differential output voltage (Recessive)		V _I = 3V, S at 0V,See <u>F</u>	V _I = 3V, S at 0V,See Figure 1 and Figure 2			0.012	V	
▼ OD(R)			V _I = 3V, S at	0V, No Load	-0.5		0.05	٧	



V	Steady state common-mode		4.75V < V _{CC} < 5.25V	2	2.5	3	V
V _{OC(SS)}	output voltage	S at OV	4.5V < V _{CC} < 5.5V	1.9		3	V
۸۱/	Change in steady-state	3 at UV			30		mV
$\Delta V_{OC(SS)}$	common-mode output voltage				30		IIIV
	High-level input current, TXD	V 2	V _I at V _{CC}		0	2	
I _{IH}	input	V ₁ at V _{CC}		-2	U		
	Low-level input current, TXD			-50	-30	-10	μΑ
IIL	input	V at OV		-50	-30	-10	
I _{O(off)}	Power-off TXD output current	V _{CC} at 0V,	V _{CC} at 0V, TXD at 5V			1	
		V _{CANH} = - 12V, CANL Open		-130	-100		
.	Short-circuit steady-state	$V_{CANH} = 12V_{c}$, CANL Open			1	mA
I _{OS(SS)}	output current	V _{CANL} = - 12V	, CANH Open	-1			
		V _{CANL} = 12V, CANH Open			77	105	
Co	Output capacitance	See receiver in	put capacitance				

⁽¹⁾ All typical values are at 25°C with a 5-V supply.

5.5 Receiver Electronical Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Те	st Conditions	Min	TYP ⁽¹⁾	Max	Unit
V _{IT+}	Positive-going input threshold voltage		C -+ 0)/		800	900	
$V_{\text{IT-}}$	Negative-going input threshold voltage		S at 0V	500	650		mV
V_{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})			100	125		
		I ₀ = -2mA	4.75V < V _{CC} < 5.25V	4	4.6		
V _{он}	High-level output voltage	See Figure 6	4.5V < V _{CC} < 5.5V	3.8			V
V _{OL}	Low-level output voltage	I ₀ = 2mA	A,See <u>Figure 6</u>		0.3	0.4	V
I _{I(off)}	Power-off bus input current		CANL = 5V, Other pin CC at 0V, TXD at 0V		165	250	μА
I _{O(off)}	Power-off RXD leakage current	V _{CC} a	at OV, RXD at 5V			20	μΑ
Cı	Input capacitance to ground, (CANH or CANL)	TXD at 3 V	′, V _I = 0.4sin (4E6πt) + 2.5 V		13		pF
C_{ID}	Differential input capacitance	TXD at 3	V, V _I = 0.4sin (4E6πt)		5		
R _{ID}	Differential input resistance	TVI	2 -+ 21/ C -+ 01/	30	50	80	1.0
R _{IN}	Input resistance, (CANH or CANL)	TXD at 3V, S at 0V		15	25	40	kΩ
R _{I(m)}	Input resistance matching [1 - R _{IN (CANH)} / R _{IN (CANL))}] x 100%	V	(CANH) = V(CANL)	-3%	0	3%	

⁽¹⁾ All typical values are at 25°C with a 5V supply.

5.6 Device Switching Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Tes	Test Conditions			Max	Unit
1/1 0 0 0 4 1	Total loop delay, driver input to receiver		4.75V < VCC < 5.25V	70	100	190	
	output, Recessive to Dominant	S at 0V	4.5V < VCC < 5.5V	75		115	nc
_	Total loop delay, driver input to receiver	3 at UV	4.75V < VCC < 5.25V	70	110	190	ns
I _{d(LOOP2)}	output, Dominant to Recessive		4.5V < VCC < 5.5V	75		155	

5.7 Driver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Te	est Conditions	Min	ТҮР	Max	Unit
t _{PLH}	Propagation delay time, low-to-high-level output			25	55	110	
t _{PHL}	Propagation delay time, high-to-low-level output	S at	0V Coo Figure 4	25	50	90	nc
t _r	Differential output signal rise time	S at OV, See Figure 4			25		ns
t _f	Differential output signal fall time				50		
t _{en}	Enable time from silent mode to dominant					10	μs
т.	Deminent time out		4.75V < V _{CC} < 5.25V	300	550	700	
T _(dom)	Dominant time-out	↓V _I	4.5V < V _{CC} < 5.5V	280		700	μs

5.8 Receiver Switching Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Te	est Conditions	Min	TYP	Max	Unit
T _{PLH}	Draw and in a dalay time a law to bigh lavel autout		4.75V < V _{CC} < 5.25V	50	75	130	
	Propagation delay time, low-to-high-level output		4.5V < V _{CC} < 5.5V	55		135	
_	Dropogation delay time, high to law level output	S at OV- or V _{cc}	4.75V < V _{CC} < 5.25V	25	50	90	nc
T _{PHL}	Propagation delay time, high-to-low-level output		4.5V < V _{CC} < 5.5V	30		95	ns
t _r	Output signal rise time				8		
t _f	Output signal fall time				8		

5.9 Supply Current

over operating free-air temperature range (unless otherwise noted)

Parameter	Description		Test Conditions		Min	ТҮР	Max	Unit
I _{cc} 5-V Support current		Silent mode	S at V_{CC} , $V_1 = V_{CC}$			2.5	5	
	5-V Supply current	Dominant	V_1 = 0V, 60 Ω Load, S at 0V	4.75V < V _{CC} < 5.25V		50	70	mA
			V = 0V, 00 12 Loau, 3 at 0V	4.5V < V _{CC} < 5.5V			75]
		Recessive	V _I = V _{CC} , No Load, S at 0V			2.5	5	

5.10 S-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
I _{IH}	High level input current	S at 2V	20	35	50	
I _{IL}	Low level input current	S at 0.8V	15	30	45	μΑ

5.11 V_{REF}-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{REF}	Reference output voltage	–50 μA < I ₀ < 50 μA	0.4V _{CC}	0.5V _{CC}	0.6V _{cc}	V



6 Parameter Measurement Information




Figure 1. Driver Voltage, Current, and Test Definition

Figure 2. Bus Logic State Voltage Definitions




Figure 3. Driver VOD Test Circuit




Figure 4. Driver Test Circuit and Voltage Waveforms





Figure 5. Receiver Voltage and Current Definitions



A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 125 kHz, 50% duty cycle, $t_r \leq$ 6ns, $t_f \leq$ 6ns, t_f = 50Ω .

B. CL includes instrumentation and fixture capacitance within ±20%.

Figure 6. Receiver Test Circuit and Voltage Waveforms

7 Specifications

7.1 Overview

The HMT1050 CAN transceiver is compatible with the ISO1189-2 High Speed CAN (Controller Area Network) physical layer standard. It is designed to interface between the differential bus lines in controller area network and the CAN protocol controller at data rates up to 1 M/bps.

7.2 Feature Description

7.2.1 Mode control

7.2.1.1 **Normal Mode**

Select the normal mode of the device operation by setting the S pin low. The CAN bus driver and receiver are fully operational and the CAN communication is bidirectional. The driver is translating a digital input on TXD to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on RXD.

7.2.1.2 **Silent Mode**

Activate silent mode (receive only) by setting the S pin high. The CAN driver is turned off while the receiver remains active and RXD outputs the received bus data.

TXD Dominant Timeout(DTO)

During normal mode, the mode where the CAN driver is active, the TXD DTO circuit prevents the transceiver from blocking network communication in the event of a hardware or software failure where TXD is held dominant longer than the timeout period t_{TXD_DTO}. The DTO circuit is triggered on a falling edge on the driver input, TXD. The DTO circuit disables the CAN bus driver if no rising edge is seen on TXD before the timeout period expires. This frees the CAN bus for communication between other nodes on the network. The CAN driver is re-enabled when a rising edge is seen on the driver input, TXD, thus clearing the TXD DTO condition. The receiver and RXD pin still reflect the CAN bus, and the bus pins are biased to recessive level during a TXD DTO.

7.2.3 Thermal Shutdown

The HMT1050 has a thermal shutdown feature that turns off the driver outputs when the junction temperature nears 190°C. This shutdown prevents catastrophic failure from bus shorts, but does not protect the circuit from possible damage. The user should strive to maintain recommended operating conditions and not exceed absolute-maximum ratings at all times. If an HMT1050 is subjected to many, or long-duration faults that can put the device into thermal shutdown, it should be replaced.



7.2.4 V_{REF}

A reference voltage of $V_{CC}/2$ is available through the V_{REF} output pin. The V_{REF} voltage should be tied to the common mode point in a split termination network to help stabilize the output common mode voltage. See <u>Figure 5</u> for more application specific information on properly terminating the CAN bus.

If the V_{REF} output pin is not used it can be left floating.

7.2.5 Operating Temperature Range

The HMT1050 is characterized for operation from -40°C to 125°C.

7.3 Device Functional Modes

Table 1. Driver

INP	PUTS	OUTPUTS		DUC CTATE		
TXD ⁽¹⁾	S ⁽¹⁾	CANH ⁽¹⁾	CANL ⁽¹⁾	BUS STATE		
L	L or Open	Н	L	DOMINANT		
Н	Х	Z	Z	RECESSIVE		
Open	Х	Z	Z	RECESSIVE		
Х	Н	Z	Z	RECESSIVE		

(1) H = high level; L = low level; X = irrelevant; Z = high impedance

Table 2. Receiver

DIFFERENTIAL INPUTS V _{ID} = V(CANH) - V(CANL)	OUTPUT RXD ⁽¹⁾	BUS STATE	
V _{ID} ≥ 0.9 V	L	DOMINANT	
0.5V < V _{ID} < 0.9V	?	?	
V _{ID} ≤ 0.5V	Н	RECESSIVE	
Open	Н	RECESSIVE	

(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance

8 Application And Implementation

8.1 Application Information

The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus state is when the bus is driven differential, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to $V_{CC}/2$ via the high-resistance internal resistors RIN and RID of the receiver, corresponding to a logic high on the D and R pins. See Figure 7 and Figure 8.




Figure 7. Bus States






Figure 8. Simplified Recessive Common Mode Bias and Receiver

These CAN transceivers are typically used in applications with a host microprocessor or FPGA that includes the link layer portion of the CAN protocol. The different nodes on the network are typically connected through the use of a 120Ω characteristic impedance twisted-pair cable with termination on both ends of the bus.

8.2 Typical Application




Figure 9. Typical Application Schematic

8.2.1 Design Requirements

8.2.1.1 Bus Loading, Length, and Number of Nodes

The ISO 11898 Standard specifies up to 1 M/bps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO 11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet and NMEA200.






Figure 10. Typical CAN Bus

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the HMT1050 CAN transceiver. ISO 11898-2 specifies the driver differential output with a $60-\Omega$ load (two 120Ω termination resistors in parallel) and the differential output must be greater than 1.5 V. The HMT1050 device is specified to meet the 1.5-V requirement with a $60-\Omega$ load, and additionally specified with a differential output voltage minimum of 1.2 V across a common mode range of -2 V to 7 V via a $330-\Omega$ coupling network. This network represents the bus loading of 90 HMT1050 transceivers based on their minimum differential input resistance of $30k\Omega$. Therefore, the HMT1050 supports up to 90 transceivers on a single bus segment with margin to the 1.2-V minimum differential input voltage requirement at each node.

For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1-km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898 CAN standard.

8.2.1.2 CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120Ω characteristic impedance (Z_0). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.

Termination is typically a 120Ω resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used (see <u>Figure 11</u>). Split termination uses two 60Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

Care should be taken when determining the power ratings of the termination resistors. A typical worst case fault condition is if the system power supply and ground were shorted across the termination resistance which would result in much higher current through the termination resistance than the current limit of the CAN transceiver.



Standard Termination Split Termination




Figure 11. CAN Termination

8.2.1.3 Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (TXD pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs (CANH and CANL) to its output (RXD pin).





9 Layout

9.1 Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.

Use V_{CC} and ground planes to provide low inductance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device. An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bidirectional diode or varistor solution) and bus filter capacitors C5 and C7 are shown in Figure 12.

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 12_shows split termination. This is where the termination is split into two resistors, R5 and R6, with the center or split tap of the termination connected to ground via capacitor C6. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues of the bus is not properly terminated on both ends.

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (V_{CC}).

Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize trace and via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4.

Because the internal pullup and pulldown biasing of the device is weak for floating pins, an external $1k\Omega$ to $10k\Omega$ pullup or pulldown resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open-drain host processor is used to drive the TXD pin of the device an external pullup resistor between $1k\Omega$ and $10k\Omega$ should be used to drive the recessive input state of the device.

Pin 5: V_{REF} should be connected to the center point of a split termination scheme to help stabliaze the common mode voltage to $V_{CC}/2$. If V_{REF} is unused it should be left floating.

Pin 8: Is shown assuming the mode pin, S, will be used. If the device will only be used in normal mode, R3 is not needed and the pads of C4 could be used for the pulldown resistor to GND.

Tel: (+86) 13135660803

Email: sales@gmmicro.com



9.2 Layout Example






Figure 12. Layout Example

Tel: (+86) 13135660803 Email: sales@gmmicro.com



PACKAGE DIMENSION SOP-8L





SYMBOLS	DIMENSI	DIMENSION (MM) DIMENSION (IN		ON (INCH)	
	MIN	MAX	MIN	MAX	
А	1.300	1.752	0.051	0.069	
A1	0.000	0.203	0.000	0.008	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	5.790	6.200	0.228	0.244	
D	4.700	5.110	0.185	0.201	
E	3.800	4.000	0.150	0.157	
е	1.270 BSC		0.050 BSC		
Н	0.170	0.254	0.007	0.010	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

Order Information

Order number	Package	Marking information	Operation Temperature Range	MSL Grade	Ship, Quantity	Green
HMT1050T	SOP8-L	HMT1050T	-40 to 125°C	3	T&R, 2500	Rohs

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CAN Interface IC category:

Click to view products by GATEMODE manufacturer:

Other Similar products are found below:

PCA82C250T/N4 TLE7251VLE SIT1051AT/3 TJA1042T TJA1044T TJA1040T TJA1051T/3 TPT1042V-SO1R-S SCM3425ASA

NCA1042-DSPR SIT1057QTK/3 SIT1042AQTK/3 SIT1051AQT/3 SIT1044QTK/3 MCP2515-I TJA1051T PCA82C251T MAX3051ESA

UM3608QA CA-IF1042VS-Q1 CA-IF1044VS-Q1 HMT1050T HMT1040T HGA82C251M/TR TJA1040M/TR HG65HVD230M/TR

TJA1042M-3/TR PCA82C251M/TR TDA51SCANHC TJA1044GT/1 TJA1055T/3/1 SIT1042AQT/3 SIT1051AT SIT1044QT/3

SIT1057QT SIT1042QT SIT1051QT SIT1057QT/3 SIT1051AQT/E SIT1057T/3 SIT1043QTK SIT1042AT SIT1042AQT SIT1042AT/3

SIT1043QT SIT1042ATK/3 SIT1057TK/3 SL1040S SJA1000M/TR HT82C251ANZ