


GD25LQ40C/20C/10C/05C DATASHEET



Contents

1	FE	ATURES	
2	GE	ENERAL DESCRIPTION	5
3		EMORY ORGANIZATION	
		EVICE OPERATION	
4			
5	DA	ATA PROTECTION	11
6	ST	TATUS REGISTER	16
7	CO	DMMANDS DESCRIPTION	18
	7.1	Write Enable (WREN) (06H)	22
	7.2	WRITE DISABLE (WRDI) (04H)	
	7.3	Write Enable for Volatile Status Register (50H)	
	7.4	READ STATUS REGISTER (RDSR) (05H or 35H)	
	7.5	WRITE STATUS REGISTER (WRSR) (01H)	
	7.6	READ DATA BYTES (READ) (03H)	
	7.7	READ DATA BYTES AT HIGHER SPEED (FAST READ) (OBH)	
	7.8	Dual Output Fast Read (3BH)	
	7.9	Quad Output Fast Read (6BH)	
	7.10	Dual I/O Fast Read (BBH)	26
	7.11	Quad I/O Fast Read (EBH)	28
	7.12	SET BURST WITH WRAP (77H)	29
	7.13	Page Program (PP) (02H)	30
	7.14	Quad Page Program (32H)	31
	7.15	SECTOR ERASE (SE) (20H)	32
	7.16	32KB BLOCK ERASE (BE) (52H)	32
	7.17	64KB BLOCK ERASE (BE) (D8H)	32
	7.18	CHIP ERASE (CE) (60/C7H)	33
	7.19	ENABLE/DISABLE SO TO OUTPUT RY/BY# (ESRY/DSRY) (70H/80H)	33
	7.20	DEEP POWER-DOWN (DP) (B9H)	34
	7.21	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	35
	7.22	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	36
	7.23	READ MANUFACTURE ID/ DEVICE ID DUAL I/O (92H)	37
	7.24	READ MANUFACTURE ID/ DEVICE ID QUAD I/O (94H)	38
	7.25	READ IDENTIFICATION (RDID) (9FH)	39
	7.26	READ UNIQUE ID (4BH)	40
	7.27	Program/Erase Suspend (PES) (75H)	40
	7.28	Program/Erase Resume (PER) (7AH)	41
	7.29	Erase Security Registers (44H)	41
	7.30	Program Security Registers (42H)	42
	7.31	Read Security Registers (48H)	42
	7.32	FNABLE RESET (66H) AND RESET (99H)	43

7.33	READ SERIAL FLASH DISCOVERABLE PARAMETER (5AH)	44
8 EL	LECTRICAL CHARACTERISTICS	40
O LI	LECTRICAL GHARACTERISTICS	43
8.1	POWER-ON TIMING	49
8.2	Initial Delivery State	49
8.3	Absolute Maximum Ratings	49
8.4	CAPACITANCE MEASUREMENT CONDITIONS	50
8.5	DC CHARACTERISTICS	51
8.6	AC CHARACTERISTICS	54
9 OI	RDERING INFORMATION	61
9.1	Valid Part Numbers	62
10	PACKAGE INFORMATION	67
10.1	PACKAGE SOP8 150MIL	67
10.2	PACKAGE SOP8 208MIL	68
10.3	PACKAGE VSOP8 150MIL	69
10.4	PACKAGE VSOP8 208MIL	70
10.5	PACKAGE TSSOP8 173MIL	71
10.6	PACKAGE USON8 (3*2mm, 0.45mm thickness)	72
10.7	PACKAGE USON8 (3*3MM)	73
10.8	PACKAGE USON8 (3*4mm)	74
10.9	PACKAGE USON8 (4*4mm, 0.45mm thickness)	75
10.10	0 Package WSON8 (6*5мм)	76
11	REVISION HISTORY	77

1 FEATURES

- ◆ 4M/2M/1M/512K-bit Serial Flash
 - 512K/256K/128K/64K-byte
 - 256 bytes per programmable page
- Standard, Dual, Quad SPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
 - 104MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 208Mbits/s
 - Quad I/O Data transfer up to 416Mbits/s
- ◆ Allows XIP (execute in place) Operation
 - Continuous Read With 8/16/32/64-byte Wrap
- ◆ Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top/Bottom Block protection
- ◆ Minimum 100,000 Program/Erase Cycles


- ◆ Fast Program/Erase Speed
 - Page Program time: 0.7ms typical
 - Sector Erase time: 40ms typical
 - Block Erase time: 0.15/0.18s typical
 - Chip Erase time: 1.25/0.8/0.4s/0.2s typical
- Flexible Architecture
 - Uniform Sector of 4K-byte
 - Uniform Block of 32/64K-byte
 - Erase/Program Suspend/Resume
- ◆ Low Power Consumption
 - -1uA typical deep power down current
 - -9uA typical standby current
- Advanced security Features
 - -128-bit Unique ID
 - -3*512-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 - Full voltage range: 1.65~2.1V
- Data Retention
 - 20-year data retention typical



2 GENERAL DESCRIPTION

The GD25LQ40C/20C/10C/05C (4M/2M/1M/512K-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 208Mbits/s, the Quad I/O & Quad output data is transferred with speed of 416Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name	I/O	Description	
CS#	I	Chip Select Input	
SO (IO1) I/O		Data Output (Data Input Output 1)	
WP# (IO2) I/O		Write Protect Input (Data Input Output 2)	
vss		Ground	
SI (IO0) I/O		Data Input (Data Input Output 0)	
SCLK	I	Serial Clock Input	
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)	
vcc		Power Supply	

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





3 MEMORY ORGANIZATION

GD25LQ40C

Each device has	Each block has	Each sector has	Each page has	
512K	64/32K	4K	256	bytes
2K	256/128	16	-	pages
128	16/8	-	-	sectors
8/16	-	-	-	blocks

GD25LQ20C

Each device has	Each block has	Each sector has	Each page has	
256K	64/32K	4K	256	bytes
1K	256/128	16	-	pages
64	16/8	-	-	sectors
4/8	-	-	-	blocks

GD25LQ10C

Each device has	Each block has	Each sector has	Each page has	
128K	64/32K	4K	256	bytes
512	256/128	16	-	pages
32	16/8	-	-	sectors
2/4	-	-	-	blocks

GD25LQ05C

Each device has	Each block has	Each sector has	Each page has	
64K	64/32K	4K	256	bytes
256	256/128	16	-	pages
16	16/8	-	-	sectors
1/2	-	-	-	blocks



UNIFORM BLOCK SECTOR ARCHITECTURE GD25LQ40C 64K Bytes Block Sector Architecture

Block	Sector	Addres	ss range
	127	07F000H	07FFFH
7			
	112	070000H	070FFFH
	111	06F000H	06FFFFH
6			
	96	060000H	060FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

GD25LQ20C 64K Bytes Block Sector Architecture

Block	Sector	Address	s range
	63	03F000H	03FFFFH
3			
	48	030000H	030FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

GD25LQ10C 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	31	01F000H	01FFFFH	
1				
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	

GD25LQ05C 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	

4 DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LQ40C/20C/10C/05C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ40C/20C/10C/05C supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ40C/20C/10C/05C supports Quad SPI operation when using the "Quad Output Fast Read" (6BH)," Quad I/O Fast Read" (EBH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition



5 Data Protection

The GD25LQ40C/20C/10C/05C provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up/-Software reset (66H+99H)
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- ◆ Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and software reset (66H+99H).

Table1. GD25LQ40C Protected area size (CMP=0)

	Status Posistar Contact Memory Contact							
Status Register Content				t		Memory Conte	ent	1
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Χ	Χ	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	7	070000H-07FFFFH	64KB	Upper 1/8
0	0	0	1	0	6 and 7	060000H-07FFFFH	128KB	Upper 1/4
0	0	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/8
0	1	0	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/4
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2
0	Х	1	Х	Х	0 to 7	000000H-07FFFFH	512KB	ALL
1	0	0	0	1	7	07F000H-07FFFFH	4KB	Top Block
1	0	0	1	0	7	07E000H-07FFFFH	8KB	Top Block
1	0	0	1	1	7	07C000H-07FFFFH	16KB	Top Block
1	0	1	0	Х	7	078000H-07FFFFH	32KB	Top Block
1	0	1	1	0	7	078000H-07FFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block
1	1	1	1	0	0	000000H-007FFFH	32KB	Bottom Block
1	Х	1	1	1	0 to 7	000000H-07FFFFH	512KB	ALL

Table1a. GD25LQ40C Protected area size (CMP=1)

;	Status R	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	Х	0	0	0	0 to 7	000000H-07FFFFH	512KB	ALL
0	0	0	0	1	0 to 6	000000H-06FFFFH	448KB	Lower 7/8
0	0	0	1	0	0 to 5	000000H-05FFFFH	384KB	Lower 3/4
0	0	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2
0	1	0	0	1	1 to 7	010000H-07FFFFH	448KB	Upper 7/8
0	1	0	1	0	2 to 7	020000H-07FFFFH	384KB	Upper 3/4
0	1	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2
0	Х	1	Х	Х	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to 7	000000H-07EFFFH	508KB	Lower 127/128
1	0	0	1	0	0 to 7	000000H-07DFFFH	504KB	Lower 63/64
1	0	0	1	1	0 to 7	000000H-07BFFFH	496KB	Lower 31/32
1	0	1	0	Х	0 to 7	000000H-077FFFH	480KB	Lower 15/16
1	0	1	1	0	0 to 7	000000H-077FFFH	480KB	Lower 15/16
1	1	0	0	1	0 to 7	001000H-07FFFFH	508KB	Upper 127/128
1	1	0	1	0	0 to 7	002000H-07FFFFH	504KB	Upper 63/64
1	1	0	1	1	0 to 7	004000H-07FFFFH	496KB	Upper 31/32
1	1	1	0	Х	0 to 7	008000H-07FFFFH	480KB	Upper 15/16
1	1	1	1	0	0 to 7	008000H-07FFFFH	480KB	Upper 15/16
1	Х	1	1	1	NONE	NONE	NONE	NONE

Table2. GD25LQ20C Protected area size (CMP=0)

;	Status F	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Х	Х	0	0	NONE	NONE	NONE	NONE
0	0	Х	0	1	3	030000H-03FFFFH	64KB	Upper 1/4
0	0	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2
0	1	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/4
0	1	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2
0	Х	Х	1	1	0 to 3	000000H-03FFFFH	256KB	ALL
1	Х	0	0	0	NONE	NONE	NONE	NONE
1	0	0	0	1	3	03F000H-03FFFFH	4KB	Upper 1/64
1	0	0	1	0	3	03E000H-03FFFFH	8KB	Upper 1/32
1	0	0	1	1	3	03C000H-03FFFFH	16KB	Upper 1/16
1	0	1	0	Х	3	038000H-03FFFFH	32KB	Upper 1/8
1	0	1	1	0	3	038000H-03FFFFH	32KB	Upper 1/8
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/64
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/32
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/16
1	1	1	0	Х	0	000000H-007FFFH	32KB	Lower 1/8



1.8V Uniform Sector Gigaberice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

1	1	1	1	0	0	000000H-007FFFH	32KB	Lower 1/8
1	Х	1	1	1	0 to 3	000000H-03FFFFH	256KB	ALL

Table2a. GD25LQ20C Protected area size (CMP=1)

:	Status R	Register	Conten			Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Х	Х	0	0	0 to 3	000000H-03FFFFH	256KB	ALL
0	0	Х	0	1	0 to 2	000000H-02FFFFH	192KB	Lower 3/4
0	0	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2
0	1	Х	0	1	1 to 3	010000H-03FFFFH	192KB	Upper 3/4
0	1	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2
0	Х	Х	1	1	NONE	NONE	NONE	NONE
1	Х	0	0	0	0 to 3	000000H-03FFFFH	256KB	ALL
1	0	0	0	1	0 to 3	000000H-03EFFFH	252KB	Lower 63/64
1	0	0	1	0	0 to 3	000000H-03DFFFH	248KB	Lower 31/32
1	0	0	1	1	0 to 3	000000H-03BFFFH	240KB	Lower 15/16
1	0	1	0	Х	0 to 3	000000H-037FFFH	224KB	Lower 7/8
1	0	1	1	0	0 to 3	000000H-037FFFH	224KB	Lower 7/8
1	1	0	0	1	0 to 3	001000H-03FFFFH	252KB	Upper 63/64
1	1	0	1	0	0 to 3	002000H-03FFFFH	248KB	Upper 31/32
1	1	0	1	1	0 to 3	004000H-03FFFFH	240KB	Upper 15/16
1	1	1	0	Х	0 to 3	008000H-03FFFFH	224KB	Upper 7/8
1	1	1	1	0	0 to 3	008000H-03FFFFH	224KB	Upper 7/8
1	Х	1	1	1	NONE	NONE	NONE	NONE

Table3. GD25LQ10C Protected area size (CMP=0)

,	Status R	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Х	Х	0	0	NONE	NONE	NONE	NONE
0	0	Х	0	1	1	010000H-01FFFFH	64KB	Upper 1/2
0	1	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/2
0	Х	Х	1	Х	0 to 1	000000H-01FFFFH	128KB	ALL
1	Х	0	0	0	NONE	NONE	NONE	NONE
1	0	0	0	1	1	01F000H-01FFFFH	4KB	Upper 1/32
1	0	0	1	0	1	01E000H-01FFFFH	8KB	Upper 1/16
1	0	0	1	1	1	01C000H-01FFFFH	16KB	Upper 1/8
1	0	1	0	Х	1	018000H-01FFFFH	32KB	Upper 1/4
1	0	1	1	0	1	018000H-01FFFFH	32KB	Upper 1/4
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/32
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/16
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/8
1	1	1	0	Х	0	000000H-007FFFH	32KB	Lower 1/4
1	1	1	1	0	0	000000H-007FFFH	32KB	Lower 1/4
1	Х	1	1	1	0 to 1	000000H-01FFFFH	128KB	ALL

Table3a. GD25LQ10C Protected area size (CMP=1)

:	Status R	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Χ	Х	0	0	0 to 1	000000H-01FFFFH	ALL	ALL
0	0	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/2
0	1	Х	0	1	1	010000H-01FFFFH	64KB	Upper 1/2
0	Х	Х	1	Х	NONE	NONE	NONE	NONE
1	Х	0	0	0	0 to 1	000000H-01FFFFH	128KB	ALL
1	0	0	0	1	0	000000H-01EFFFH	124KB	Lower 31/32
1	0	0	1	0	0	000000H-01DFFFH	120KB	Lower 15/16
1	0	0	1	1	0	000000H-01BFFFH	112KB	Lower 7/8
1	0	1	0	Х	0	000000H-017FFFH	96KB	Lower 3/4
1	0	1	1	0	0	000000H-017FFFH	96KB	Lower 3/4
1	1	0	0	1	1	001000H-01FFFFH	124KB	Upper 31/32
1	1	0	1	0	1	002000H-01FFFFH	120KB	Upper 15/16
1	1	0	1	1	1	004000H-01FFFFH	112KB	Upper 7/8
1	1	1	0	Х	1	008000H-01FFFFH	96KB	Upper 3/4
1	1	1	1	0	1	008000H-01FFFFH	96KB	Upper 3/4
1	Х	1	1	1	NONE	NONE	NONE	NONE

Table4. GD25LQ05C Protected area size (CMP=0)

:	Status R	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Х	Χ	0	0	NONE	NONE	NONE	NONE
0	Х	Х	0	1	0	000000H-00FFFFH	64KB	ALL
0	Х	Χ	1	Χ	0	000000H-00FFFFH	64KB	ALL
1	Х	0	0	0	NONE	NONE	NONE	NONE
1	0	0	0	1	0	00F000H-00FFFFH	4KB	Upper 1/16
1	0	0	1	0	0	00E000H-00FFFFH	8KB	Upper 1/8
1	0	0	1	1	0	00C000H-00FFFFH	16KB	Upper 1/4
1	0	1	0	Х	0	008000H-00FFFFH	32KB	Upper 1/2
1	0	1	1	0	0	008000H-00FFFFH	32KB	Upper 1/2
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/16
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/8
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/4
1	1	1	0	Х	0	000000H-007FFFH	32KB	Lower 1/2
1	1	1	1	0	0	000000H-007FFFH	32KB	Lower 1/2
1	Х	1	1	1	0	000000H-00FFFFH	64KB	ALL

Table4a. GD25LQ05C Protected area size (CMP=1)

:	Status R	Register	Conten	t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
0	Х	Х	0	0	0	000000H-00FFFFH	64KB	ALL
0	Х	Χ	0	1	NONE	NONE	NONE	NONE
0	Χ	Χ	1	Χ	NONE	NONE	NONE	NONE
1	Х	0	0	0	0	000000H-00FFFFH	64KB	ALL
1	0	0	0	1	0	000000H-00EFFFH	60KB	Lower 15/16
1	0	0	1	0	0	000000H-00DFFFH	56KB	Lower 7/8
1	0	0	1	1	0	000000H-00BFFFH	48KB	Lower 3/4
1	0	1	0	Χ	0	000000H-007FFFH	32KB	Lower 1/2
1	0	1	1	0	0	000000H-007FFFH	32KB	Lower 1/2
1	1	0	0	1	0	001000H-00FFFFH	60KB	Upper 15/16
1	1	0	1	0	0	002000H-00FFFFH	56KB	Upper 7/8
1	1	0	1	1	0	004000H-00FFFFH	48KB	Upper 3/4
1	1	1	0	Х	0	008000H-00FFFFH	32KB	Upper 1/2
1	1	1	1	0	0	008000H-00FFFFH	32KB	Upper 1/2
1	Х	1	1	1	NONE	NONE	NONE	NONE



6 Status Register

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S 7	S6	S 5	S4	S 3	S2	S 1	S0
	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1, 2, 3 and 4).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

- 3				
SRP1	SRP0	#WP	Status Register	Description
	0	Х	Software Protected	The Status Register can be written to after a Write Enable
0	0	^	Software Protected	command, WEL=1.(Default)
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written
U	I	U	Hardware Protected	to.
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written
U	!	!	Traidware Oriprotected	to after a Write Enable command, WEL=1.
1	0	Х	Power Supply Lock-	Status Register is protected and cannot be written to again
l	U	^	Down ⁽¹⁾⁽²⁾	until the next Power-Down, Power-Up cycle.
1	1	V	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be
'	1 X		One fille Flogranie	written to.

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. Please contact GigaDevice for details.

QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground.)

LB3, LB2, LB1, bits

The LB3, LB2, LB1, bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection tables for details. The default setting is CMP=0.

SUS1, SUS2 bit

The SUS1 and SUS2 bit are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bit are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.



7 COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table5, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Table5. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	3ВН	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	ввн	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾				
Quad Output	6BH	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0) ⁽³⁾	(continuous)
Fast Read							
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾					
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable Reset	66H						



1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Gigabevice Duai	ana Q	dad Octile	11 1 10311		ODZJEG	(+00/200	<i>n</i> 100/030
Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase	75H						
Suspend							
Program/Erase Resume	7AH						
Enable SO to output	7011						
RY/BY#	70H						
Disable SO to output	80H						
RY/BY#	оип						
Deep Power-Down	В9Н						
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)
Power-Down, And							
Read Device ID							
Release From Deep	ABH						
Power-Down							
Manufacturer/	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Device ID							
Manufacturer/	92H	A23-A8	A7-A0,	(M7-M0)			(continuous)
Device ID by Dual I/O	9211	A23-A0	M[7:0]	(ID7-ID0)			(continuous)
Manufacturer/	94H	A23-A0,	dummy	(M7-M0)			(continuous)
Device ID by Quad I/O	3-11	M[7:0]	dummy	(ID7-ID0)			(continuous)
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Read Unique ID	4BH	00H	00H	00H	dummy	(UID7- UID0)	(continuous)
Erase Security	44H	A23-A16	A15-A8	A7-A0			
Registers ⁽⁶⁾							
Program Security	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Registers ⁽⁶⁾							
Read Security	48H	A23-A16	A15-A8	A7-A0	dummy	D7-D0	
Registers ⁽⁶⁾							

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,)



4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

6. Security Registers Address:

Security Register1: A23-A16=00H, A15-A9=0001000b, A8-A0= Byte Address; Security Register2: A23-A16=00H, A15-A9=0010000b, A8-A0= Byte Address; Security Register3: A23-A16=00H, A15-A9=0011000b, A8-A0= Byte Address.

TABLE OF ID DEFINITIONS

GD25LQ40C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	13
90H	C8		12
ABH			12

GD25LQ20C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	12
90H	C8		11
ABH			11

GD25LQ10C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	11
90H	C8		10
ABH			10


GD25LQ05C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	10
90H	C8		05
ABH			05

7.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.


Figure 2. Write Enable Sequence Diagram



7.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.

Figure 3. Write Disable Sequence Diagram



7.3 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

CS#

SCLK

0 1 2 3 4 5 6 7

Command(50H)

SI

SO

High-Z

Figure 4. Write Enable for Volatile Status Register Sequence Diagram

7.4 Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.




Figure 5. Read Status Register Sequence Diagram

7.5 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE and SRP1 bits will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 1-4. The Write Status

Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

CS# 3 10 11 12 13 14 15 16 17 18 19 **SCLK** Command Status Register in SI 01H (4) (3) МSВ High-Z SO

Figure 6. Write Status Register Sequence Diagram

7.6 Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 7. Read Data Bytes Sequence Diagram

7.7 Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

CS# 28 29 30 31 **SCLK** Command 24-bit address SI 0BH High-Z SO CS# 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** SI (3) Data Out1 Data Out2 SO

Figure 8. Read Data Bytes at Higher Speed Sequence Diagram

7.8 Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The command sequence is shown in followed Figure 9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.




Figure 9. Dual Output Fast Read Sequence Diagram

7.9 Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.




Figure 10. Quad Output Fast Read Sequence Diagram

7.10 Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure12. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

Figure 11. Dual I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))





Figure 12. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.11 Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 14. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

CS#

SCLK

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SI(IO0)

EBH

4 0 4 0 4 0 4 0 4 0 4

SO(IO1)


SO(IO1)

FERM

FER

Figure 13. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure 14 . Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12 Set Burst with Wrap (77H)

HOLD#(IO3).

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W4=0		W4=1 (default)	
	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 15. Set Burst with Wrap Sequence Diagram

7.13 Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-byte address on SI → at least 1 byte data on SI → CS# goes high. The command sequence is shown in Figure 16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 16. Page Program Sequence Diagram

7.14 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure 17 If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 17. Quad Page Program Sequence Diagram

7.15 Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table 1-4) is not executed.

Figure 18. Sector Erase Sequence Diagram

20H

7.16 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low → sending 32KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tsE) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table 1-4) is not executed.




Figure 19. 32KB Block Erase Sequence Diagram

7.17 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command

must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 64KB Block Erase command sequence: CS# goes low → sending 64KB Block Erase command → 3-byte address on SI → CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is tse) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table 1-4) is not executed.

0 1 2 3 4 5 6 7 8 9 29 30 31

24 Bits Address

Figure 20. 64KB Block Erase Sequence Diagram

Command

D8H

7.18 Chip Erase (CE) (60/C7H)

CS#

SCLK

SI

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit . The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.




Figure 21. Chip Erase Sequence Diagram

7.19 Enable/Disable SO to Output RY/BY# (ESRY/DSRY) (70H/80H)


Besides SO pin is used to output data, it also can be used as the status pin of ready/busy. The ESRY command is for outputting the ready/busy status to SO. When the device is in the process of power on, enter or exit deep power down mode and erase/program, its status is busy, and the SO output 0. When the device is in the standby mode, the status of



device is ready, then SO output 1. The DSRY command is for resetting ESRY. The ready/busy status will not output to SO after DSRY issued.

The Enable/Disable SO to Output RY/BY# command sequence: CS# goes low → sending ESRY command code → CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Enable/Disable SO to Output RY/BY# command is not executed.

Figure 22. Enable/Disable SO to Output RY/BY# Diagram




7.20 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low → sending Deep Power-Down command → CS# goes high. The command sequence is shown in Figure 23. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of top before the supply current is reduced to Icc2 and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

Figure 23. Deep Power-Down Sequence Diagram



7.21 Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure24. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 25. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure25, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 24. Release Power-Down Sequence Diagram





Figure 25. Release Power-Down/Read Device ID Sequence Diagram



7.22 Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 26. Read Manufacture ID/ Device ID Sequence Diagram

7.23 Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 27. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

7.24 Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 28. Read Manufacture ID/ Device ID Quad I/O Sequence Diagram

7.25 Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 29. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 29. Read Identification ID Sequence Diagram

7.26 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte Address (000000H) \rightarrow Dummy Byte \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.




Figure 30. Read Unique ID Sequence Diagram

7.27 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H/32H) are not allowed during Program suspend. The Write Status Register command (01H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure 31.




Figure 31. Program/Erase Suspend Sequence Diagram

7.28 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 32.

Figure 32. Program/Erase Resume Sequence Diagram

7.29 Erase Security Registers (44H)


The GD25LQ40C/20C/10C/05C provides three 512-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command → 3-byte address on SI → CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tse) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Don't care
Security Register #2	00H	0010	000	Don't care
Security Register #3	00H	0011	000	Don't care

Figure 33. Erase Security Registers command Sequence Diagram



7.30 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is t_{PP}) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address

CS# 9 28 29 30 31 32 33 34 35 36 0 2 3 **SCLK** 24-bit address Command SI 42H 0) **MSB** CS# 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 Data Byte 2 Data Byte 3 SI

MSB

MSB

Figure 34. Program Security Registers command Sequence Diagram

7.31 Read Security Registers (48H)

MSB

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A8-A0 address reaches the last byte of the register (Byte 1FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address




Figure 35. Read Security Registers command Sequence Diagram

7.32 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST}/t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.




Figure 36. Enable Reset and Reset command Sequence Diagram

7.33 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.

Figure 37. Read Serial Flash Discoverable Parameter command Sequence Diagram




Table6. Signature and Parameter Identification Data Values

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never be	07H	31:24	FFH	FFH
	changed				
ID number (JEDEC)	00H: It indicates a JEDEC	08H	07:00	00H	00H
	specified header				
Parameter Table Minor Revision	Start from 0x00H	09H	15:08	00H	00H
Number					
Parameter Table Major Revision	Start from 0x01H	0AH	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0CH	07:00	30H	30H
	Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never be	0FH	31:24	FFH	FFH
	changed				
ID Number LSB	It is indicates GigaDevice	10H	07:00	C8H	C8H
(GigaDevice Manufacturer ID)	manufacturer ID				
Parameter Table Minor Revision	Start from 0x00H	11H	15:08	00H	00H
Number					
Parameter Table Major Revision	Start from 0x01H	12H	23:16	01H	01H
Number					
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of GigaDevice Flash	14H	07:00	60H	60H
	Parameter table	15H	15:08	00H	00H
		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never be	17H	31:24	FFH	FFH
	changed				

Table7. Parameter Table (0): JEDEC Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Block/Sector Erase Size	00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger	-	02	1b	
Write Enable Instruction	0: Nonvolatile status bit				
Requested for Writing to Volatile	1: Volatile status bit		03	0b	
Status Registers	(BP status register bit)	2011			FELL
	0: Use 50H Opcode,	- 30H			E5H
Write Enable Opcode Select for	1: Use 06H Opcode,				
Writing to Volatile Status	Note: If target flash status register		04	0b	
Registers	is Nonvolatile, then bits 3 and 4				
	must be set to 00b.				
Unused	Contains 111b and can never be		07:05	111b	
Onuseu	changed		07.05	1110	
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		40.47	00b	
addressing flash array	10: 4Byte only, 11: Reserved		18:17	UUD	
Double Transfer Rate (DTR)	0=Not support, 1=Support		19	0b	
clocking	0=Not support, 1=Support	32H	19	OD	F1H
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
Flash Memory Density		37H:34H	31:00	003FFFF 001FFFFF 000FFFFF	H(2Mb) H(1Mb)
(1-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		04:00	00100b	
(1-4-4) Fast Read Number of Mode Bits	000b:Mode Bits not support	- 38H	07:05	010b	44H
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of	0 0000b: Wait states (Dummy		00.10	04.000	
Wait states	Clocks) not support	0.411	20:16	01000b	0611
(1-1-4) Fast Read Number of Mode Bits	000b:Mode Bits not support	3AH	23:21	000b	08H
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH



1311	002	LULWTU	0/200/1	00/030
(Dummy		04:00	01000b	
support	3CH	07:05	000b	- 08H
	3DH	15:08	3BH	звн
(Dummy		20:16	00010b	
support	3EH	23:21	010b	- 42H
	3FH	31:24	BBH	ВВН
upport		00	0b	
	4011	03:01	111b	
upport	40H	04	0b	EEH
		07:05	111b	
	43H:41H	31:08	0xFFH	0xFFH
	45H:44H	15:00	0xFFH	0xFFH
(Dummy		20:16	00000b	
support	46H	23:21	000b	- 00H
	47H	31:24	FFH	FFH
	49H:48H	15:00	0xFFH	0xFFH
(Dummy		20:16	00000b	
support	4AH	23:21	000b	- 00H
	4BH	31:24	FFH	FFH
-	4CH	07:00	0CH	0CH
	4DH	15:08	20H	20H
-	4EH	23:16	0FH	0FH
+		21.24	52H	52H
	4FH	31:24	3211	3211
N bytes be don't exist	50H	07:00	10H	10H
-				
-	50H	07:00	10H	10H
	(Dummy support (Dummy support upport (Dummy support (Dummy support (Dummy support (Dummy support (Dummy support (Dummy support N bytes be don't exist	(Dummy 3CH support 3DH (Dummy 3EH support 40H 45H:44H (Dummy 46H support 49H:48H (Dummy 4AH 49H:48H (Dummy 4AH 49H:48H (Dummy 4AH 49H:48H (Dummy 4AH 49H:48H 4DH N bytes be don't exist 4DH N bytes be don't exist 4EH	(Dummy 3CH support 3CH 3DH 15:08 (Dummy 20:16 support 23:21 3FH 31:24 upport 00 upport 04 07:05 43H:41H 31:08 45H:44H 15:00 (Dummy 20:16 support 46H support 23:21 47H 31:24 49H:48H 15:00 (Dummy 20:16 support 4AH support 23:21 AAH 31:24 N bytes 4CH 07:00 ABH 31:24 N bytes 4CH 07:00 ABH 15:08 N bytes 4CH 23:16	O4:00

Table8. Parameter Table (1): GigaDevice Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2100H=2.100V 2700H=2.700V 3600H=3.600V	61H:60H	15:00	2100H	2100H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V	63H:62H	31:16	1650H	1650H
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support		01	1b	
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Opcode	Should be issue Reset Enable(66H) before Reset cmd.	65H:64H	11:04	99H	F99EH
Program Suspend/Resume	0=not support 1=support		12	1b	
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	1b	
Wrap-Around Read mode Opcode		66H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	0b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Opcode			09:02	FFH	
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68	10	0b	EBFC H
Secured OTP	0=not support 1=support	Н	11	1b	
Read Lock	0=not support 1=support		12	0b	1
Permanent Lock	0=not support 1=support		13	1b ⁽¹⁾	1
Unused			15:14	11b	1
Unused			31:16	FFFFH	FFFFH

NOTE:

1. GD25LQ40C/20C/10C/05CxxSx supports Permanent Lock. Please contact GigaDevice for details.



8 ELECTRICAL CHARACTERISTICS

8.1 POWER-ON TIMING

Figure 38. Power-On Timing Sequence Diagram




Table 9. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage VCC (min)	1	1.4	V

8.2 Initial Delivery State


The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).

8.3 Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	$^{\circ}\! \mathbb{C}$
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	$^{\circ}\!$
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.5	V
VCC	-0.6 to 2.5	V

Figure 39. Absolute Maximum Ratings Diagram

Maximum Negative Overshoot Waveform




Maximum Positive Overshoot Waveform



8.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pause Voltage	0.1VC	C to 0.8VC	CC	V	
	Input Timing Reference Voltage	0.2VC	C to 0.7VC	CC	V	
	Output Timing Reference Voltage		0.5VCC		V	

Figure 40. Input Test Waveform and Measurement Level





8.5 DC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lц	Input Leakage Current				±2	μA
I _{LO}	Output Leakage Current				±2	μA
	Ota malle a Oceanna of	CS#=VCC,		0	00	4
I _{CC1}	Standby Current	V _{IN} =VCC or VSS		9	28	μA
	Dana Davias Davia Cussant	CS#=VCC,		4	0	
Icc2	Deep Power-Down Current	V _{IN} =VCC or VSS		1	8	μA
		CLK=0.1VCC/ 0.9VCC				
		at 104MHz,		10	13	mA
		Q=Open(*1,*2,*4 I/O)		10		
	On a ratio a Commant (Dand)	Q=0pon(1, 2, 1 #0)				
Іссз	Operating Current (Read)					
		CLK=0.1VCC/0.9VCC			10	mA
		at 80MHz,		8		
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		15	20	mA
Icc5	Operating Current (WRSR)	CS#=VCC		15	20	mA
Icc6	Operating Current (SE)	CS#=VCC		15	20	mA
Icc7	Operating Current (BE)	CS#=VCC		15	20	mA
I _{CC8}	Operating Current (CE)	CS#=VCC		15	20	mA
VIL	Input Low Voltage				0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC			V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.2	V
V _{OH}	Output High Voltage	I _{OH} =-100μA	VCC-0.2			V

^{1.} Typical values given for TA=25°C.

^{2.} Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C ~105°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μΑ
	Ota malley Oversage	CS#=VCC,		0	50	
I _{CC1}	Standby Current	V _{IN} =VCC or VSS		9	50	μA
	Dana Davier Davie Current	CS#=VCC,		4	15	
Icc2	Deep Power-Down Current	V _{IN} =VCC or VSS		1	15	μA
		CLK=0.1VCC /				
		0.9VCC		10	20	
		at 90MHz,		10	20	mA
		Q=Open(*1,*2,*4 I/O)				
Іссз	Operating Current (Read)	CLK=0.1VCC/				
		0.9VCC			18	mA
		at 80MHz,		8		
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC		15	30	mA
I _{CC5}	Operating Current (WRSR)	CS#=VCC		15	30	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		15	30	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		15	30	mA
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA
VIL	Input Low Voltage				0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC			V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.2	V
Vон	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C ~125°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
lы	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μΑ
1	Standby Current	CS#=VCC,		9	60	
I _{CC1}	Standby Current	V _{IN} =VCC or VSS		9	60	μΑ
laas	Deep Power-Down Current	CS#=VCC,		1	20	
Icc2	Deep Power-Down Current	V _{IN} =VCC or VSS		'	20	μΑ
		CLK=0.1VCC /				
		0.9VCC		10	20	mA
		at 90MHz,		10	20	mA
		Q=Open(*1,*2,*4 I/O)		8		
Іссз	Operating Current (Read)	CLK=0.1VCC/				
		0.9VCC				
		at 80MHz,			18	
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		15	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		15	30	mA
I _{CC6}	Operating Current (SE)	CS#=VCC		15	30	mA
I _{CC7}	Operating Current (BE)	CS#=VCC		15	30	mA
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA
VIL	Input Low Voltage				0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC			V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.2	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



8.6 AC CHARACTERISTICS

(T= -40 $^{\circ}$ C ~85 $^{\circ}$ C , VCC=1.65~2.1V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
4	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			404	N 41 1-
fc	ЕВН			104	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
tclh	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
tchsh	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read/Write)	20			ns
t _{SHQZ}	Output Disable Time			6	ns
t _{CLQX}	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
t _{HLCH}	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	Hold# High Setup Time (Relative to Clock)	5			ns
tchhl	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
thhqx	Hold# Low To Low-Z Output			6	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature			00	
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except			00	
trst	from Erase)			30	μs
t	CS# High To Next Command After Reset (From			40	
trst_e	Erase)			12	ms
tw	Write Status Register Cycle Time		1	20	ms
t _{BP1}	Byte Program Time (First Byte)		25	50	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	5	μs



tpp	Page Programming Time	0.7	2.4	ms
tse	Sector Erase Time	40	300	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.15	8.0	S
t _{BE2}	Block Erase Time (64K Bytes)	0.18	1	S
tce	Chip Erase Time (GD25LQ40C)	1.25	3	S
tce	Chip Erase Time (GD25LQ20C)	0.8	1.5	S
tce	Chip Erase Time (GD25LQ10C)	0.4	1	S
tce	Chip Erase Time (GD25LQ05C)	0.2	1	S

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.



(T= -40°C ~105°C, VCC=1.65~2.1V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
4	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			00	NAL I-
fc	ЕВН			90	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t _{CLCH}	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
t shqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	1.2			ns
tovch	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
thlch	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
tchhl	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
thlqz	Hold# Low To High-Z Output			6	ns
thhqx	Hold# Low To Low-Z Output			6	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except			00	
t _{RST}	From Erase)			30	μs
	CS# High To Next Command After Reset (From			40	
trst_e	Erase)			12	ms
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
t _{PP}	Page Programming Time		0.7	3	ms
t _{SE}	Sector Erase Time		40	400	ms



t _{BE1}	Block Erase Time (32K Bytes)	0.15	1.2	S
t _{BE2}	Block Erase Time (64K Bytes)	0.18	2	S
tce	Chip Erase Time (GD25LQ40C)	1.25	5	S
tce	Chip Erase Time (GD25LQ20C)	0.8	2.5	S
tce	Chip Erase Time (GD25LQ10C)	0.4	1.5	S
tce	Chip Erase Time (GD25LQ05C)	0.2	1.5	S

- 2. Typical values given for TA=25°C.
- 3. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C ~125°C, VCC=1.65~2.1V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			00	N 41.1-
fc	ЕВН			90	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t _{CLCH}	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
t shqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	1.2			ns
tovch	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
thlch	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
tchhl	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
thlqz	Hold# Low To High-Z Output			6	ns
thhqx	Hold# Low To Low-Z Output			6	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
t _{SHWL}	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
,	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
	CS# High To Next Command After Reset (Except			20	
t _{RST}	From Erase)			30	μs
t	CS# High To Next Command After Reset (From			10	ma
trst_e	Erase)			12	ms
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
t _{PP}	Page Programming Time		0.7	4	ms
t _{SE}	Sector Erase Time		40	400	ms



t _{BE1}	Block Erase Time (32K Bytes)	0.15	1.8	S
t _{BE2}	Block Erase Time (64K Bytes)	0.18	3.2	s
tce	Chip Erase Time (GD25LQ40C)	1.25	6	S
tce	Chip Erase Time (GD25LQ20C)	0.8	3	S
tce	Chip Erase Time (GD25LQ10C)	0.4	1.5	S
tce	Chip Erase Time (GD25LQ05C)	0.2	1.5	S

- 2. Typical values given for TA=25°C.
- 3. Value guaranteed by design and/or characterization, not 100% tested in production.

Figure 41. Input Timing




Figure 42. Output Timing




Figure 43. Resume to Suspend Timing Diagram






Figure 44. Hold Timing



9 ORDERING INFORMATION



^{*} Please contact GigaDevice sales for automotive products.



9.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25LQ40CTIG	4Mbit	
GD25LQ20CTIG	2Mbit	COD0 450mil
GD25LQ10CTIG	1Mbit	SOP8 150mil
GD25LQ05CTIG	512Kbit	
GD25LQ40CSIG	4Mbit	
GD25LQ20CSIG	2Mbit	SOP8 208mil
GD25LQ10CSIG	1Mbit	SOP6 20611111
GD25LQ05CSIG	512Kbit	
GD25LQ40CMIG	4Mbit	
GD25LQ20CMIG	2Mbit	VSOP8 150mil
GD25LQ10CMIG	1Mbit	VSOP6 ISUIIII
GD25LQ05CMIG	512Kbit	
GD25LQ40CVIG	4Mbit	
GD25LQ20CVIG	2Mbit	VSOP8 208mil
GD25LQ10CVIG	1Mbit	V30P6 206IIII
GD25LQ05CVIG	512Kbit	
GD25LQ40COIG	4Mbit	
GD25LQ20COIG	2Mbit	TSSOP8 173mil
GD25LQ10COIG	1Mbit	1330F6 17311111
GD25LQ05COIG	512Kbit	
GD25LQ40CEIG	4Mbit	
GD25LQ20CEIG	2Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ10CEIG	1Mbit	
GD25LQ05CEIG	512Kbit	
GD25LQ40CHIG	4Mbit	
GD25LQ20CHIG	2Mbit	LISONIO (2v2mm)
GD25LQ10CHIG	1Mbit	USON8 (3x3mm)
GD25LQ05CHIG	512Kbit	
GD25LQ40CNIG	4Mbit	
GD25LQ20CNIG	2Mbit	LISONIR (3v4mm)
GD25LQ10CNIG	1Mbit	USON8 (3x4mm)
GD25LQ05CNIG	512Kbit	
GD25LQ40CQIG	4Mbit	
GD25LQ20CQIG	2Mbit	LISONIS (Avamm 0.45mm thickness)
GD25LQ10CQIG	1Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ05CQIG	512Kbit	



GD25LQ40CWIG	4Mbit	
GD25LQ20CWIG	2Mbit	MISONIO (GyEmm)
GD25LQ10CWIG	1Mbit	WSON8 (6x5mm)
GD25LQ05CWIG	512Kbit	

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25LQ40CTJG	4Mbit	
GD25LQ20CTJG	2Mbit	COD0 450mil
GD25LQ10CTJG	1Mbit	SOP8 150mil
GD25LQ05CTJG	512Kbit	
GD25LQ40CSJG	4Mbit	
GD25LQ20CSJG	2Mbit	SOP8 208mil
GD25LQ10CSJG	1Mbit	5076 20611111
GD25LQ05CSJG	512Kbit	
GD25LQ40CMJG	4Mbit	
GD25LQ20CMJG	2Mbit	VSOP8 150mil
GD25LQ10CMJG	1Mbit	V30P6 150mii
GD25LQ05CMJG	512Kbit	
GD25LQ40CVJG	4Mbit	
GD25LQ20CVJG	2Mbit	\/COD9 200mil
GD25LQ10CVJG	1Mbit	VSOP8 208mil
GD25LQ05CVJG	512Kbit	
GD25LQ40COJG	4Mbit	
GD25LQ20COJG	2Mbit	TSSOP8 173mil
GD25LQ10COJG	1Mbit	135076 1731111
GD25LQ05COJG	512Kbit	
GD25LQ40CEJG	4Mbit	
GD25LQ20CEJG	2Mbit	LICONO (2)(2)(2)(2)(2)
GD25LQ10CEJG	1Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ05CEJG	512Kbit	
GD25LQ40CHJG	4Mbit	
GD25LQ20CHJG	2Mbit	LICONIC (2v2mm)
GD25LQ10CHJG	1Mbit	USON8 (3x3mm)
GD25LQ05CHJG	512Kbit	
GD25LQ40CNJG	4Mbit	
GD25LQ20CNJG	2Mbit	LISONIR (2v4mm)
GD25LQ10CNJG	1Mbit	USON8 (3x4mm)
GD25LQ05CNJG	512Kbit	
GD25LQ40CQJG	4Mbit	LISONIS (Avamm 0 45mm thickness)
GD25LQ20CQJG	2Mbit	USON8 (4x4mm, 0.45mm thickness)



GD25LQ10CQJG	1Mbit	
GD25LQ05CQJG	512Kbit	
GD25LQ40CWJG	4Mbit	
GD25LQ20CWJG	2Mbit	WCONG (CVFmm)
GD25LQ10CWJG	1Mbit	WSON8 (6x5mm)
GD25LQ05CWJG	512Kbit	

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type		
GD25LQ40CTEG	4Mbit			
GD25LQ20CTEG	2Mbit	COD0 450mil		
GD25LQ10CTEG	1Mbit	SOP8 150mil		
GD25LQ05CTEG	512Kbit			
GD25LQ40CSEG	4Mbit			
GD25LQ20CSEG	2Mbit	COD9 209mil		
GD25LQ10CSEG	1Mbit	SOP8 208mil		
GD25LQ05CSEG	512Kbit			
GD25LQ40CMEG	4Mbit			
GD25LQ20CMEG	2Mbit	VSOP8 150mil		
GD25LQ10CMEG	1Mbit	V30P6 130IIIII		
GD25LQ05CMEG	512Kbit			
GD25LQ40CVEG	4Mbit			
GD25LQ20CVEG	2Mbit	VSOP8 208mil		
GD25LQ10CVEG	1Mbit	V30F6 206Hill		
GD25LQ05CVEG	512Kbit			
GD25LQ40COEG	4Mbit			
GD25LQ20COEG	2Mbit	TSSOP8 173mil		
GD25LQ10COEG	1Mbit	1330F6 1731111		
GD25LQ05COEG	512Kbit			
GD25LQ40CEEG	4Mbit			
GD25LQ20CEEG	2Mbit	LISONI (2v2mm 0.45mm thickness)		
GD25LQ10CEEG	1Mbit	USON8 (3x2mm, 0.45mm thickness)		
GD25LQ05CEEG	512Kbit			
GD25LQ40CHEG	4Mbit			
GD25LQ20CHEG	2Mbit	LICONIO (2v2mm)		
GD25LQ10CHEG	1Mbit	USON8 (3x3mm)		
GD25LQ05CHEG	512Kbit			
GD25LQ40CNEG	4Mbit			
GD25LQ20CNEG	2Mbit	LISONIR (2v4mm)		
GD25LQ10CNEG	1Mbit	USON8 (3x4mm)		
GD25LQ05CNEG	512Kbit			



	4Mbit	GD25LQ40CQEG
LISONS (4v4mm 0.45mm thickness)	2Mbit	GD25LQ20CQEG
USON8 (4x4mm, 0.45mm thickness)	1Mbit	GD25LQ10CQEG
	512Kbit	GD25LQ05CQEG
	4Mbit	GD25LQ40CWEG
MCONG (CVEmma)	2Mbit	GD25LQ20CWEG
WSON8 (6x5mm)	1Mbit	GD25LQ10CWEG
	512Kbit	GD25LQ05CWEG

Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25LQ40CTFG	4Mbit	
GD25LQ20CTFG	2Mbit	0000 450 "
GD25LQ10CTFG	1Mbit	SOP8 150mil
GD25LQ05CTFG	512Kbit	
GD25LQ40CSFG	4Mbit	
GD25LQ20CSFG	2Mbit	00D0 000mil
GD25LQ10CSFG	1Mbit	SOP8 208mil
GD25LQ05CSFG	512Kbit	
GD25LQ40CMFG	4Mbit	
GD25LQ20CMFG	2Mbit	\(\(\text{OOD}\) \(\text{AFO}\).
GD25LQ10CMFG	1Mbit	VSOP8 150mil
GD25LQ05CMFG	512Kbit	
GD25LQ40CVFG	4Mbit	
GD25LQ20CVFG	2Mbit	\/OOD0 000~:'I
GD25LQ10CVFG	1Mbit	VSOP8 208mil
GD25LQ05CVFG	512Kbit	
GD25LQ40COFG	4Mbit	
GD25LQ20COFG	2Mbit	TCCOD0 472!
GD25LQ10COFG	1Mbit	TSSOP8 173mil
GD25LQ05COFG	512Kbit	
GD25LQ40CEFG	4Mbit	
GD25LQ20CEFG	2Mbit	LICONIO (2002) and African thicker and
GD25LQ10CEFG	1Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ05CEFG	512Kbit	
GD25LQ40CHFG	4Mbit	
GD25LQ20CHFG	2Mbit	LISONIO (2v2mm)
GD25LQ10CHFG	1Mbit	USON8 (3x3mm)
GD25LQ05CHFG	512Kbit	
GD25LQ40CNFG	4Mbit	LICONIO (2v/4mm)
GD25LQ20CNFG	2Mbit	USON8 (3x4mm)





GD25LQ10CNFG	1Mbit	
GD25LQ05CNFG	512Kbit	
GD25LQ40CQFG	4Mbit	
GD25LQ20CQFG	2Mbit	LICONO (4)(4 mm 0 45 mm thickness)
GD25LQ10CQFG	1Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ05CQFG	512Kbit	
GD25LQ40CWFG	4Mbit	
GD25LQ20CWFG	2Mbit	MCONG (CyFram)
GD25LQ10CWFG	1Mbit	WSON8 (6x5mm)
GD25LQ05CWFG	512Kbit	


10 PACKAGE INFORMATION

10.1 Package SOP8 150MIL











Dimensions


Sy	mbol	Α.	A 4	42	L		7	_	E4			1.4	L	0
Ų	Jnit	A	A1	A2	b	С	D	E	E1	е	_	L1	h	θ
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80		0.40		0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90	1.27	-	1.04	-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°


- 1. Both the package length and width include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.2 Package SOP8 208MIL











Dimensions


Sy	mbol	Α.	A4	40	L	_	-	-	F4	_		1.4	0
l	Init	А	A1	A2	b	С	D	E	E1	е	L	L1	θ
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.3 Package VSOP8 150MIL











Dimensions


Sy	mbol	Α.	A4	A2	L		_	_	E1			1.4	0
ι	Jnit	Α	A 1	AZ	b	С	D	E	E1	е	L	L1	θ
	Min	•	0.05	0.63	0.31	0.13	4.80	5.80	3.80		0.40		0°
mm	Nom	•	0.10	-	0.41	0.15	4.90	6.00	3.90	1.27	-	1.04	-
	Max	0.90	0.15	0.75	0.51	0.18	5.00	6.20	4.00		0.90		10°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.4 Package VSOP8 208MIL











Dimensions


Sy	mbol	۸	A1	A2	h	•	n	Е	E1			L1	θ
ι	Init	Α	AI	AZ	b	С	D	_	E1	е	L	LI	U
	Min	-	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50		0°
mm	Nom	-	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	-	1.31	-
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°


- 1. Both the package length and width include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.5 Package TSSOP8 173MIL










Dimensions


Syı	mbol	٨	A1	A2	7	•	D	Е	E1			L1	θ
U	Jnit	Α	Ai	AZ	b	С	U	_	E1	е	L	L1	U
	Min	ı	0.05	0.80	0.19	0.09	2.90	6.20	4.30		0.45		0°
mm	Nom		0.10	1.00	0.25	0.15	3.00	6.40	4.40	0.65	-	1.00	
	Max	1.20	0.15	1.05	0.30	0.20	3.10	6.60	4.50		0.75		8°

- 1. Both package length and width do not include mold flash.
- 2. Seating plane: Max. 0.1mm.



10.6 Package USON8 (3*2mm, 0.45mm thickness)






Bottom View


Dimensions

	mbol Init	Α	A1	С	b	D	D1	E	E1	е	L	L1
U	11111											
	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.


10.7 Package USON8 (3*3mm)





Top View

Side View




Bottom View

Dimensions

Syı	mbol	•	A.1		L	2	D4	Е	E4		
U	Init	Α	A 1	С	b	D	D1		E1	е	L
	Min	0.50	0.00	0.10	0.20	2.90	1.60	2.90	2.10		0.35
mm	Nom	0.55	0.02	0.15	0.25	3.00	1.70	3.00	2.20	0.50	0.40
	Max	0.60	0.05	0.20	0.30	3.10	1.80	3.10	2.30		0.45

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.


10.8 Package USON8 (3*4mm)





Top View

Side View



Bottom View


Dimensions

Syı	mbol	۸	۸1		h	D	D1	Е	E1		,
U	Init	Α	A 1	С	b	D	D1	_	E1	е	L
	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70		0.50
mm	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80	0.80	0.60
	Max	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90		0.70

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




10.9 Package USON8 (4*4mm, 0.45mm thickness)





Top View

Side View




Bottom View


Dimensions

Symb	ool	Α	A1		b	D	D1	Е	E1		
Unit		A	AI	С	Б		וט		EI	е	
	Min	0.40	0.00	0.10	0.25	3.90	2.20	3.90	2.90		0.35
mm	Nom	0.45	0.02	0.15	0.30	4.00	2.30	4.00	3.00	0.80	0.40
	Max	0.50	0.05	0.20	0.35	4.10	2.40	4.10	3.10		0.45

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other..


10.10 Package WSON8 (6*5mm)





Top View

Side View



Bottom View

Dimensions

Symbol		۸	A1	_	h	D	D2	Е	E2		
L	Jnit	Α	AI	С	b	U	DZ		EZ	е	L
mm	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90	1.27	0.50
	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00		0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.



11 REVISION HISTORY

Version No	Description	Page	Date			
1.0	Initial Release	All	2017-11-13			
	Delete E7H command		2018-2-6			
1.1	Add J,E,F,3,2 and A to the 6 th code of ordering information	P53				
	Update the description of SOP8 and VSOP8 packages	P56-59				
	Modify tVSL min value from 5ms to 1.8ms	P48				
1.2	Modify Deep Power-Down Current max value from 5μA to 8μA	P50	2018-5-17			
1.2	Add tRS in AC CHARACTERISTIC, of which the min. value is 100us	2010-0-17				
	Add "E1" values to the dimension table of USON8 4x4 package	P63				
	Add 4BH command	P1,19,40				
	Modify Ordering Information	P60-65				
1.3	Add TSSOP8 173mil Package	P70				
	Add DC/AC characteristics @-40°C~105°C	P51/55-56				
	Add DC/AC characteristics @-40℃~125℃	P52/57-58				
	Modify Icc1 max value @-40°C~85°C from 25uA to 28uA	o 28uA P51				
	Modify Icc2 max value @-40°C~125°C from 18uA to 20uA	P53				
	Modify tW max value @-40°C~105°C from 20ms to 25ms	P56				
	Modify tPP max value @-40°C~105°C from 2.4ms to 3ms	P56	2018-10-23			
	Modify tSE max value @-40°C~105°C from 150/300ms to 400ms	P56				
1.4	Modify tBE1 max value @-40°C~105°C from 0.8s to 1.2s	P57				
1.4	Modify tBE2 max value @-40°C~105°C from 1s to 1.2s	P57				
	Modify tCE1 max value @-40°C~105°C from 3/1.5/1/1s to 5/2.5/1.5/1.5s					
	Modify tBE1 max value @-40°C~125°C from 1.5s to 1.8s	P59	P59			
	Modify tBE2 max value @-40°C~125°C from 2s to 3.2s	P59	59			
	Modify tCE1 max value @-40°C~125°C from 5/2.5/1/1s to 6/3/1.5/1.5s	P59	P59			
	Remove tSE max value of 50K cycling	P55, 56, 58				



Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NOR Flash category:

Click to view products by Gigadevice manufacturer:

Other Similar products are found below:

AM29F8162CB-80RDPE1 AM29F800BT-90DPE 2 S29AL016J70BFI012 S29AL016J70FFI022 S29GL064N90BFI032 S29GL064N90BFI042 S29GL064N90BFI012 S29GL128P10FFI022 S29GL256P11FFIV12 S29GL256P11FFIV22 S29GL512S10GHI020 S70FL01GSAGMFV011 S99-50389 P AM29F016D-120DPI 1 AT25DF011-SSHN-T AT25DF011-XMHN-T AT25DF041B-MHN-Y AT25DN256-SSHF-T AT25DN512C-MAHF-T AT45DB161E-CCUD-T S29AL008J55BFIR22 S29GL032N90TFI033 S29GL032N90TFI043 S29GL256P11FFI012 S29JL064J55TFI003 S70FL01GSAGMFI013 S99-50052 S29AL008J55BFIR23 M29W128GL70ZS3F PC28F128J3F75B S29GL128P10TFI013 S29GL064N90FFI022 S29GL032N11FFIS12 S29AL016D90DGI027 S29JL032J70TFI423 S29GL128S10TFIV13 S29AL016J70WEI029 S25FL132K0XMFB043 AT25DF041B-SSHNHR-T S25FL116K0XNFB010 S25FL132K0XBHA020 AT25SL321-MBUE-T SST39VF800A-70-4I-MAQE LE25S40MB-AH S25FL116K0XNFA013 SST39VF400A-70-4C-MAQE AT25DF512C-XMHN-T S25FL256LAGMFI001 S26KL128SDABHN020 520366231286