

GD25LQ40C/20C/10C/05C

GD25LQ40C/20C/10C/05C

DATASHEET



I.8V Uniform SectorGigaDeviceDual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Contents

1		FEATURES	4
2	(GENERAL DESCRIPTION	5
3	I	MEMORY ORGANIZATION	7
4	1	DEVICE OPERATION	10
		DATA PROTECTION	
5			
6	ę	STATUS REGISTER	16
7	(COMMANDS DESCRIPTION	18
	7.1	WRITE ENABLE (WREN) (06H)	22
	7.2	WRITE DISABLE (WRDI) (04H)	22
	7.3		
	7.4	Read Status Register (RDSR) (05H or 35H)	23
	7.5	WRITE STATUS REGISTER (WRSR) (01H)	23
	7.6	6 READ DATA BYTES (READ) (03H)	24
	7.7		
	7.8	B DUAL OUTPUT FAST READ (3BH)	25
	7.9	Quad Output Fast Read (6BH)	26
	7.1	.0 DUAL I/O FAST READ (BBH)	26
	7.1	1 QUAD I/O FAST READ (EBH)	28
	7.1	.2 SET BURST WITH WRAP (77H)	29
	7.1		
	7.1	4 QUAD PAGE PROGRAM (32H)	31
	7.1	.5 SECTOR ERASE (SE) (20H)	32
	7.1	.6 32KB BLOCK ERASE (BE) (52H)	32
	7.1	.7 64KB BLOCK ERASE (BE) (D8H)	32
	7.1	.8 Chip Erase (CE) (60/C7H)	33
	7.1	.9 ENABLE/DISABLE SO TO OUTPUT RY/BY# (ESRY/DSRY) (70H/80H)	33
	7.2	20 DEEP POWER-DOWN (DP) (B9H)	34
	7.2	RELEASE FROM DEEP POWER-DOWN AND READ DEVICE ID (RDI) (ABH)	35
	7.2	22 Read Manufacture Id/ Device Id (REMS) (90H)	36
	7.2	23 Read Manufacture ID/ Device ID Dual I/O (92H)	37
	7.2	24 Read Manufacture ID/ Device ID Quad I/O (94H)	38
	7.2	25 Read Identification (RDID) (9FH)	39
	7.2	26 READ UNIQUE ID (4BH)	40
	7.2	27 PROGRAM/ERASE SUSPEND (PES) (75H)	40
	7.2	28 PROGRAM/ERASE RESUME (PER) (7AH)	41
	7.2	29 Erase Security Registers (44H)	41
	7.3	0 PROGRAM SECURITY REGISTERS (42H)	42
	7.3	1 Read Security Registers (48H)	42
	7.3	2 ENABLE RESET (66H) AND RESET (99H)	43

Giga	 1.8V Uniform Sector Device Dual and Quad Serial Flash 	GD25LQ40C/20C/10C/05C
7.33	Read Serial Flash Discoverable Parameter (5AH)	
8 EL	ECTRICAL CHARACTERISTICS	49
8.1	POWER-ON TIMING	
8.2	INITIAL DELIVERY STATE	
8.3	Absolute Maximum Ratings	
8.4	CAPACITANCE MEASUREMENT CONDITIONS	
8.5	DC CHARACTERISTICS	51
8.6	AC CHARACTERISTICS	54
9 OI	RDERING INFORMATION	61
9.1	Valid Part Numbers	
10	PACKAGE INFORMATION	67
10.1	PACKAGE SOP8 150MIL	
10.2	PACKAGE SOP8 208MIL	
10.3	PACKAGE VSOP8 150MIL	
10.4	PACKAGE VSOP8 208MIL	
10.5	PACKAGE TSSOP8 173MIL	
10.6	Раскаде USON8 (3*2мм, 0.45мм тніскness)	
10.7	Раскаде USON8 (3*3мм)	
10.8	Раскаде USON8 (3*4мм)	74
10.9	Package USON8 (4*4mm, 0.45mm thickness)	75
10.10	D Раскаде WSON8 (6*5мм)	
11	REVISION HISTORY	77

GD25LQ40C/20C/10C/05C

1 FEATURES

- 4M/2M/1M/512K-bit Serial Flash
 - 512K/256K/128K/64K-byte
 - 256 bytes per programmable page
- Standard, Dual, Quad SPI
 - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
 - Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- High Speed Clock Frequency
 - 104MHz for fast read with 30PF load
 - Dual I/O Data transfer up to 208Mbits/s
 - Quad I/O Data transfer up to 416Mbits/s
- Allows XIP (execute in place) Operation
 Continuous Read With 8/16/32/64-byte Wrap
- Software/Hardware Write Protection
 - Write protect all/portion of memory via software
 - Enable/Disable protection with WP# Pin
 - Top/Bottom Block protection
- Minimum 100,000 Program/Erase Cycles


- Fast Program/Erase Speed
 - Page Program time: 0.7ms typical
 - Sector Erase time: 40ms typical
 - Block Erase time: 0.15/0.18s typical
 - Chip Erase time: 1.25/0.8/0.4s/0.2s typical
- Flexible Architecture
 - Uniform Sector of 4K-byte
 - Uniform Block of 32/64K-byte
 - Erase/Program Suspend/Resume
- Low Power Consumption
 -1uA typical deep power down current
 -9uA typical standby current
- Advanced security Features
 -128-bit Unique ID
 -3*512-Byte Security Registers With OTP Lock
- Single Power Supply Voltage
 Full voltage range: 1.65~2.1V
- Data Retention
 20-year data retention typical



2 GENERAL DESCRIPTION

The GD25LQ40C/20C/10C/05C (4M/2M/1M/512K-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 208Mbits/s, the Quad I/O & Quad output data is transferred with speed of 416Mbits/s.

CONNECTION DIAGRAM




PIN DESCRIPTION

Pin Name	I/O	Description	
CS#	1	Chip Select Input	
SO (IO1)	I/O	Data Output (Data Input Output 1)	
WP# (IO2)	I/O	Write Protect Input (Data Input Output 2)	
VSS		Ground	
SI (IO0)	I/O	Data Input (Data Input Output 0)	
SCLK	1	Serial Clock Input	
HOLD# (IO3)	I/O	Hold Input (Data Input Output 3)	
VCC		Power Supply	

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.



BLOCK DIAGRAM





GD25LQ40C/20C/10C/05C

3 MEMORY ORGANIZATION

GD25LQ40C

Each device has	Each block has	Each sector has	Each page has	
512K	64/32K	4K	256	bytes
2K	256/128	16	-	pages
128	16/8	-	-	sectors
8/16	-	-	-	blocks

GD25LQ20C

Each device has	Each block has	Each sector has	Each page has	
256K	64/32K	4K	256	bytes
1K	256/128	16	-	pages
64	16/8	-	-	sectors
4/8	-	-	-	blocks

GD25LQ10C

Each device has	Each block has	Each sector has	Each page has	
128K	64/32K	4K	256	bytes
512	256/128	16	-	pages
32	16/8	-	-	sectors
2/4	-	-	-	blocks

GD25LQ05C

Each device has	Each block has	Each sector has	Each page has	
64K	64/32K	4K	256	bytes
256	256/128	16	-	pages
16	16/8	-	-	sectors
1/2	-	-	-	blocks



1.8V Uniform Sector

GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

UNIFORM BLOCK SECTOR ARCHITECTURE GD25LQ40C 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	127	07F000H	07FFFH
7			
	112	070000H	070FFFH
	111	06F000H	06FFFFH
6			
	96	060000H	060FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

GD25LQ20C 64K Bytes Block Sector Architecture

Block	Sector	Address	s range
	63	03F000H	03FFFFH
3			
	48	030000H	030FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH



I.8V Uniform SectorGigaDeviceDual and Quad Serial Flash


GD25LQ40C/20C/10C/05C

GD25LQ10C 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	31	01F000H	01FFFFH	
1				
	16	010000H	010FFFH	
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	

GD25LQ05C 64K Bytes Block Sector Architecture

Block	Sector	Address range		
	15	00F000H	00FFFFH	
0				
	0	000000H	000FFFH	



4 DEVICE OPERATION

SPI Mode

Standard SPI

The GD25LQ40C/20C/10C/05C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25LQ40C/20C/10C/05C supports Dual SPI operation when using the "Dual Output Fast Read" and "Dual I/O Fast Read" (3BH and BBH) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25LQ40C/20C/10C/05C supports Quad SPI operation when using the "Quad Output Fast Read" (6BH)," Quad I/O Fast Read" (EBH) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure1. Hold Condition

5 Data Protection

The GD25LQ40C/20C/10C/05C provide the following data protection methods:

Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will
return to reset by the following situation:

-Power-Up/-Software reset (66H+99H)

-Write Disable (WRDI)

-Write Status Register (WRSR)

-Page Program (PP)

-Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)

- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ◆ Hardware Protection Mode: WP# goes low to protect the BP0~BP4 bits and SRP0~1 bits.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command and software reset (66H+99H).

Status Register Content				t		Memory Conte	nt	
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion
Х	Х	0	0	0	NONE	NONE	NONE	NONE
0	0	0	0	1	7	070000H-07FFFFH	64KB	Upper 1/8
0	0	0	1	0	6 and 7	060000H-07FFFFH	128KB	Upper 1/4
0	0	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/8
0	1	0	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/4
0	1	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2
0	Х	1	Х	Х	0 to 7	000000H-07FFFFH	512KB	ALL
1	0	0	0	1	7	07F000H-07FFFFH	4KB	Top Block
1	0	0	1	0	7	07E000H-07FFFFH	8KB	Top Block
1	0	0	1	1	7	07C000H-07FFFFH	16KB	Top Block
1	0	1	0	Х	7	078000H-07FFFFH	32KB	Top Block
1	0	1	1	0	7	078000H-07FFFFH	32KB	Top Block
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block
1	1	1	1	0	0	000000H-007FFFH	32KB	Bottom Block
1	Х	1	1	1	0 to 7	000000H-07FFFFH	512KB	ALL

Table1. GD25LQ40C Protected area size (CMP=0)



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table1a. GD25LQ40C Protected area size (CMP=1)

;	Status F	Register	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
Х	Х	0	0	0	0 to 7	0 to 7 000000H-07FFFH		ALL			
0	0	0	0	1	0 to 6	000000H-06FFFFH	448KB	Lower 7/8			
0	0	0	1	0	0 to 5	000000H-05FFFFH	384KB	Lower 3/4			
0	0	0	1	1	0 to 3	000000H-03FFFFH	256KB	Lower 1/2			
0	1	0	0	1	1 to 7	010000H-07FFFFH	448KB	Upper 7/8			
0	1	0	1	0	2 to 7	020000H-07FFFFH	384KB	Upper 3/4			
0	1	0	1	1	4 to 7	040000H-07FFFFH	256KB	Upper 1/2			
0	Х	1	Х	Х	NONE	IONE NONE M		NONE			
1	0	0	0	1	0 to 7	0 to 7 000000H-07EFFFH		Lower 127/128			
1	0	0	1	0	0 to 7	000000H-07DFFFH	504KB	Lower 63/64			
1	0	0	1	1	0 to 7	000000H-07BFFFH	496KB	Lower 31/32			
1	0	1	0	Х	0 to 7	000000H-077FFFH	480KB	Lower 15/16			
1	0	1	1	0	0 to 7	000000H-077FFFH	480KB	Lower 15/16			
1	1	0	0	1	0 to 7	001000H-07FFFFH	508KB	Upper 127/128			
1	1	0	1	0	0 to 7	002000H-07FFFFH	504KB	Upper 63/64			
1	1	0	1	1	0 to 7	to 7 004000H-07FFFH 49		Upper 31/32			
1	1	1	0	Х	0 to 7	008000H-07FFFFH	480KB	Upper 15/16			
1	1	1	1	0	0 to 7	008000H-07FFFFH	480KB	Upper 15/16			
1	Х	1	1	1	NONE	NONE	NONE	NONE			

Table2. GD25LQ20C Protected area size (CMP=0)

	Status R	legister	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
0	Х	Х	0	0	NONE NONE		NONE	NONE			
0	0	Х	0	1	3	030000H-03FFFFH	64KB	Upper 1/4			
0	0	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2			
0	1	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/4			
0	1	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2			
0	Х	Х	1	1	0 to 3	000000H-03FFFFH	256KB	ALL			
1	Х	0	0	0	NONE	NONE NONE		NONE			
1	0	0	0	1	3	03F000H-03FFFFH	4KB	Upper 1/64			
1	0	0	1	0	3	03E000H-03FFFFH	8KB	Upper 1/32			
1	0	0	1	1	3	03C000H-03FFFFH	16KB	Upper 1/16			
1	0	1	0	Х	3	038000H-03FFFFH	32KB	Upper 1/8			
1	0	1	1	0	3	038000H-03FFFFH	32KB	Upper 1/8			
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/64			
1	1	0	1	0	0	0 000000H-001FFFH		Lower 1/32			
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/16			
1	1	1	0	Х	0	0 000000H-007FFFH 32KB		Lower 1/8			



GD25LQ40C/20C/10C/05C

1	1	1	1	0	0	000000H-007FFFH	32KB	Lower 1/8
1	Х	1	1	1	0 to 3	000000H-03FFFFH	256KB	ALL

ę	Status F	Register	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
0	Х	Х	0	0	0 to 3 000000H-03FFFH		256KB	ALL			
0	0	Х	0	1	0 to 2	000000H-02FFFFH	192KB	Lower 3/4			
0	0	Х	1	0	0 and 1	000000H-01FFFFH	128KB	Lower 1/2			
0	1	Х	0	1	1 to 3	010000H-03FFFFH	192KB	Upper 3/4			
0	1	Х	1	0	2 and 3	020000H-03FFFFH	128KB	Upper 1/2			
0	Х	Х	1	1	NONE	NONE	NONE	NONE			
1	Х	0	0	0	0 to 3	0 to 3 000000H-03FFFFH		ALL			
1	0	0	0	1	0 to 3	0 to 3 000000H-03EFFFH		Lower 63/64			
1	0	0	1	0	0 to 3	000000H-03DFFFH	248KB	Lower 31/32			
1	0	0	1	1	0 to 3	000000H-03BFFFH	240KB	Lower 15/16			
1	0	1	0	Х	0 to 3	000000H-037FFFH	224KB	Lower 7/8			
1	0	1	1	0	0 to 3	000000H-037FFFH	224KB	Lower 7/8			
1	1	0	0	1	0 to 3	001000H-03FFFFH	252KB	Upper 63/64			
1	1	0	1	0	0 to 3	002000H-03FFFFH	248KB	Upper 31/32			
1	1	0	1	1	0 to 3	004000H-03FFFFH	240KB	Upper 15/16			
1	1	1	0	Х	0 to 3	0 to 3 008000H-03FFFFH 224KB		Upper 7/8			
1	1	1	1	0	0 to 3	0 to 3 008000H-03FFFFH 224KB U					
1	Х	1	1	1	NONE	NONE	NONE	NONE			



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table3. GD25LQ10C Protected area size (CMP=0)

;	Status R	egister	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
0	Х	Х	0	0	NONE	NONE	NONE	NONE			
0	0	Х	0	1	1	010000H-01FFFFH	64KB	Upper 1/2			
0	1	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/2			
0	Х	Х	1	Х	0 to 1	000000H-01FFFFH	128KB	ALL			
1	Х	0	0	0	NONE	NONE	NONE	NONE			
1	0	0	0	1	1	01F000H-01FFFFH	4KB	Upper 1/32			
1	0	0	1	0	1	1 01E000H-01FFFH		Upper 1/16			
1	0	0	1	1	1	01C000H-01FFFFH	16KB	Upper 1/8			
1	0	1	0	Х	1	018000H-01FFFFH	32KB	Upper 1/4			
1	0	1	1	0	1	018000H-01FFFFH	32KB	Upper 1/4			
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/32			
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/16			
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/8			
1	1	1	0	Х	0	0 000000H-007FFFH		Lower 1/4			
1	1	1	1	0	0	0 000000H-007FFFH 32KB		Lower 1/4			
1	Х	1	1	1	0 to 1	000000H-01FFFFH	128KB	ALL			

Table3a. GD25LQ10C Protected area size (CMP=1)

;	Status F	Register	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
0	Х	Х	0	0	0 to 1	000000H-01FFFFH	ALL	ALL		
0	0	Х	0	1	0	000000H-00FFFFH	64KB	Lower 1/2		
0	1	Х	0	1	1	010000H-01FFFFH	64KB	Upper 1/2		
0	Х	Х	1	Х	NONE	NONE	NONE	NONE		
1	Х	0	0	0	0 to 1	000000H-01FFFFH	128KB	ALL		
1	0	0	0	1	0	0 000000H-01EFFFH		Lower 31/32		
1	0	0	1	0	0	0 000000H-01DFFFH		Lower 15/16		
1	0	0	1	1	0	000000H-01BFFFH	112KB	Lower 7/8		
1	0	1	0	Х	0	000000H-017FFFH	96KB	Lower 3/4		
1	0	1	1	0	0	000000H-017FFFH	96KB	Lower 3/4		
1	1	0	0	1	1	001000H-01FFFFH	124KB	Upper 31/32		
1	1	0	1	0	1	002000H-01FFFFH	120KB	Upper 15/16		
1	1	0	1	1	1	004000H-01FFFFH	112KB	Upper 7/8		
1	1	1	0	Х	1 008000H-01FFFH		96KB	Upper 3/4		
1	1	1	1	0	1	1 008000H-01FFFH 96K		Upper 3/4		
1	Х	1	1	1	NONE	NONE	NONE	NONE		



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table4. GD25LQ05C Protected area size (CMP=0)

:	Status F	Register	Conten	t		Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion			
0	Х	Х	0	0	NONE	NONE	NONE	NONE			
0	Х	Х	0	1	0	000000H-00FFFFH	64KB	ALL			
0	Х	Х	1	Х	0	000000H-00FFFFH	64KB	ALL			
1	Х	0	0	0	NONE	NONE	NONE	NONE			
1	0	0	0	1	0	00F000H-00FFFFH	4KB	Upper 1/16			
1	0	0	1	0	0	0 00E000H-00FFFH		Upper 1/8			
1	0	0	1	1	0	0 00C000H-00FFFH		Upper 1/4			
1	0	1	0	Х	0	008000H-00FFFFH	32KB	Upper 1/2			
1	0	1	1	0	0	008000H-00FFFFH	32KB	Upper 1/2			
1	1	0	0	1	0	000000H-000FFFH	4KB	Lower 1/16			
1	1	0	1	0	0	000000H-001FFFH	8KB	Lower 1/8			
1	1	0	1	1	0	000000H-003FFFH	16KB	Lower 1/4			
1	1	1	0	Х	0	0 000000H-007FFH 32ł		Lower 1/2			
1	1	1	1	0	0	0 000000H-007FFFH 32KB L		Lower 1/2			
1	Х	1	1	1	0	000000H-00FFFFH	64KB	ALL			

Table4a. GD25LQ05C Protected area size (CMP=1)

	Status F	Register	Conten	t	Memory Content					
BP4	BP3	BP2	BP1	BP0	Blocks	Addresses	Density	Portion		
0	Х	Х	0	0	0	000000H-00FFFFH	64KB	ALL		
0	Х	Х	0	1	NONE	NONE	NONE	NONE		
0	Х	Х	1	Х	NONE	NONE	NONE	NONE		
1	Х	0	0	0	0	000000H-00FFFH	64KB	ALL		
1	0	0	0	1	0	000000H-00EFFFH	60KB	Lower 15/16		
1	0	0	1	0	0	000000H-00DFFFH	56KB	Lower 7/8		
1	0	0	1	1	0	000000H-00BFFFH	48KB	Lower 3/4		
1	0	1	0	Х	0	000000H-007FFFH	32KB	Lower 1/2		
1	0	1	1	0	0	000000H-007FFFH 32KB		Lower 1/2		
1	1	0	0	1	0	001000H-00FFFFH	60KB	Upper 15/16		
1	1	0	1	0	0	002000H-00FFFFH	56KB	Upper 7/8		
1	1	0	1	1	0	004000H-00FFFFH	48KB	Upper 3/4		
1	1	1	0	Х	0	0 008000H-00FFFH		Upper 1/2		
1	1	1	1	0	0	0 008000H-00FFFH		Upper 1/2		
1	Х	1	1	1	NONE	NONE	NONE	NONE		



6 Status Register

S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S7	S6	S5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1, 2, 3 and 4).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP	Status Register	Description			
0	0	x	Software Protected	The Status Register can be written to after a Write Enable			
0	0	^	Soliware Protected	command, WEL=1.(Default)			
0	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written			
0	1	0	Hardware Protected	to.			
0	1	1	Hardware Unprotected	WP#=1, the Status Register is unlocked and can be written			
0	1	1	Hardware Onprotected	to after a Write Enable command, WEL=1.			
1	0	x	Power Supply Lock-	Status Register is protected and cannot be written to again			
I	0	^	Down ⁽¹⁾⁽²⁾	until the next Power-Down, Power-Up cycle.			
1	1	x	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be			
	1	^		written to.			

NOTE:

1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.

2. This feature is available on special order. Please contact GigaDevice for details.



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

QE bit

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground.)

LB3, LB2, LB1, bits

The LB3, LB2, LB1, bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection tables for details. The default setting is CMP=0.

SUS1, SUS2 bit

The SUS1 and SUS2 bit are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1,and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bit are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.

7 COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-byte command code must be shifted in to the device, with most significant bit first on SI, and each bit is latched on the rising edges of SCLK.

See Table5, every command sequence starts with a one-byte command code. Depending on the command, this might be followed by address bytes, or by data bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been completed. For the command of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the command of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a byte boundary, otherwise the command is rejected, and is not executed. That is CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register	05H	(S7-S0)					(continuous)
Read Status Register-1	35H	(S15-S8)					(continuous)
Write Status Register	01H	S7-S0	S15-S8				
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Fast Read							
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾			(continuous)
Fast Read			M7-M0 ⁽²⁾				
Quad Output	6BH	A23-A16	A15-A8	A7-A0	Dummy	(D7-D0) ⁽³⁾	(continuous)
Fast Read							
Quad I/O	EBH	A23-A0	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾			(continuous)
Fast Read		M7-M0 ⁽⁴⁾					
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0		
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			
Chip Erase	C7/60H						
Enable Reset	66H						

Table5. Commands (Standard/Dual/Quad SPI)



1.8V Uniform Sector

GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

•					•		
Reset	99H						
Set Burst with Wrap	77H	W6-W4					
Program/Erase	75H						
Suspend							
Program/Erase Resume	7AH						
Enable SO to output RY/BY#	70H						
Disable SO to output RY/BY#	80H						
Deep Power-Down	B9H						
Release From Deep	ABH	dummy	dummy	dummy	(ID7-ID0)		(continuous)
Power-Down, And							
Read Device ID							
Release From Deep	ABH						
Power-Down							
Manufacturer/	90H	dummy	dummy	00H	(M7-M0)	(ID7-ID0)	(continuous)
Device ID							
Manufacturer/	92H	A23-A8	A7-A0,	(M7-M0)			(continuous)
Device ID by Dual I/O	9211	AZ3-A0	M[7:0]	(ID7-ID0)			(continuous)
Manufacturer/	94H	A23-A0,	duranav	(M7-M0)			(continuous)
Device ID by Quad I/O	94⊓	M[7:0]	dummy	(ID7-ID0)			(continuous)
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Read Identification	9FH	(M7-M0)	(ID15-ID8)	(ID7-ID0)			(continuous)
Read Unique ID	4BH	00H	00H	00H	dummy	(UID7- UID0)	(continuous)
Erase Security	44H	A23-A16	A15-A8	A7-A0			
Registers ⁽⁶⁾							
Program Security	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	
Registers ⁽⁶⁾							
Read Security	48H	A23-A16	A15-A8	A7-A0	dummy	D7-D0	
Registers ⁽⁶⁾							

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,)

4. Quad Input Address
IO0 = A20, A16, A12, A8, A4, A0, M4, M0
IO1 = A21, A17, A13, A9, A5, A1, M5, M1
IO2 = A22, A18, A14, A10, A6, A2, M6, M2
IO3 = A23, A19, A15, A11, A7, A3, M7, M3
5. Fast Read Quad I/O Data
IO0 = (x, x, x, x, D4, D0,...)
IO1 = (x, x, x, x, D5, D1,...)
IO2 = (x, x, x, x, D6, D2,...)
IO3 = (x, x, x, x, D7, D3,...)
6. Security Register Address:

Security Register1: A23-A16=00H, A15-A9=0001000b, A8-A0= Byte Address; Security Register2: A23-A16=00H, A15-A9=0010000b, A8-A0= Byte Address; Security Register3: A23-A16=00H, A15-A9=0011000b, A8-A0= Byte Address.



1.8V Uniform Sector

GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

TABLE OF ID DEFINITIONS

GD25LQ40C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	13
90H	C8		12
ABH			12

GD25LQ20C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	12
90H	C8		11
ABH			11

GD25LQ10C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	11
90H	C8		10
ABH			10

GD25LQ05C

Operation Code	M7-M0	ID15-ID8	ID7-ID0
9FH	C8	60	10
90H	C8		05
ABH			05

GD25LQ40C/20C/10C/05C

7.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low \rightarrow sending the Write Enable command \rightarrow CS# goes high.





Figure2. Write Enable Sequence Diagram

7.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low \rightarrow Sending the Write Disable command \rightarrow CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.







7.3 Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command and any other commands can't be inserted between them. Otherwise, Write Enable for Volatile Status Register command will not set the Write Enable for Volatile Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

GigaDevice 1.8V Uniform Sector

GD25LQ40C/20C/10C/05C






7.4 Read Status Register (RDSR) (05H or 35H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H", the SO will output Status Register bits S7~S0. The command code "35H", the SO will output Status Register bits S15~S8.





7.5 Write Status Register (WRSR) (01H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth or sixteen bit of the data byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. If CS# is driven high after eighth bit of the data byte, the CMP and QE and SRP1 bits will be cleared to 0. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 1-4. The Write Status

GD25LQ40C/20C/10C/05C

Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.





Figure6. Write Status Register Sequence Diagram

7.6 Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_R , on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.






7.7 Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency f_C, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

1.8V Uniform Sector GigdDevice Dual and Quad Serial Flash

Figure8. Read Data Bytes at Higher Speed Sequence Diagram




7.8 Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO.

The command sequence is shown in followed Figure9. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure9. Dual Output Fast Read Sequence Diagram



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

7.9 Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad Output Fast Read command.





Figure10. Quad Output Fast Read Sequence Diagram

7.10 Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3byte address (A23-0) and a "Continuous Read Mode" byte 2-bit per clock by SI and SO, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure 12. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.









Figure12. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.11 Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-byte address (A23-0) and a "Continuous Read Mode" byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO3, IO4, and each bit is latched in on the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 13. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 14. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure13. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure14 . Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



GigoDevice 1.8V Uniform Sector

GD25LQ40C/20C/10C/05C

Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-byte section of a 256-byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12 Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" command to access a fixed length of 8/16/32/64-byte section within a 256-byte page, in standard SPI mode.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

	W4=0		W4=1 (default)	
W6,W5	Wrap Around	Wrap Length	Wrap Around	Wrap Length
0, 0	Yes	8-byte	No	N/A
0, 1	Yes	16-byte	No	N/A
1, 0	Yes	32-byte	No	N/A
1, 1	Yes	64-byte	No	N/A

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure15. Set Burst with Wrap Sequence Diagram

CS#	
SCLK	
SI(IO0)	$\begin{array}{c c} \hline \\ \hline $
SO(IO1)	
WP#(IO2)	
HOLD#(IO	3)X X X X X X X X X X X X X X X X

1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash

7.13 Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address bytes and at least one data byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-byte address on SI \rightarrow at least 1 byte data on SI \rightarrow CS# goes high. The command sequence is shown in Figure 16. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tPP) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure16. Page Program Sequence Diagram

GD25LQ40C/20C/10C/05C

7.14 Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address bytes and at least one data byte on IO pins.

The command sequence is shown in Figure17 If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page. CS# must be driven high after the eighth bit of the last data byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is t_{PP}) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.


CS#	
SCLK	
SI(IO0)	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
SO(IO1)	
WP#(IO2)	6,2,6,2,6,2,6,2,
HOLD#(IC	7,3,7,3,7,3,7,3,
CS#	
SCLK	
SI(IO0)	- 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4
SO(IO1)	- 515151515151515151-5151515151
WP#(IO2)	
HOLD#(IC	>3)_ (7,3,7,3,7,3,7,3,7,3,7,3,7,3,7,3,7,3,(7,3,7,3,7,3,7,3,7,3,7,3,7,3,7,3,7,3,7,3


Figure17. Quad Page Program Sequence Diagram

7.15 Sector Erase (SE) (20H)

The Sector Erase (SE) command is for erasing the all data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure18. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table 1-4) is not executed.






7.16 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 19. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table 1-4) is not executed.






7.17 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is for erasing the all data of the chosen block. A Write Enable (WREN) command

GD25LQ40C/20C/10C/05C


must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence. The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 20. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{SE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table 1-4) is not executed.






7.18 Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is for erasing the all data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence. The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure21. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is tcE) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.





7.19 Enable/Disable SO to Output RY/BY# (ESRY/DSRY) (70H/80H)


Besides SO pin is used to output data, it also can be used as the status pin of ready/busy. The ESRY command is for outputting the ready/busy status to SO. When the device is in the process of power on, enter or exit deep power down mode and erase/program, its status is busy, and the SO output 0. When the device is in the standby mode, the status of

GD25LQ40C/20C/10C/05C

device is ready, then SO output 1. The DSRY command is for resetting ESRY. The ready/busy status will not output to SO after DSRY issued.

The Enable/Disable SO to Output RY/BY# command sequence: CS# goes low \rightarrow sending ESRY command code \rightarrow CS# goes high. The command sequence is shown in Figure22. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Enable/Disable SO to Output RY/BY# command is not executed.

Figure22. Enable/Disable SO to Output RY/BY# Diagram




7.20 Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) command or software reset command. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from Deep Power-Down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device always in the Standby Mode after Power-Up.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure23. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to I_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

GD25LQ40C/20C/10C/05C



7.21 Release from Deep Power-Down and Read Device ID (RDI) (ABH)

The Release from Power-Down and Read Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure24. Release from Power-Down will take the time duration of t_{RES1} (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure25. The Device ID value is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure25, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.





Figure24. Release Power-Down Sequence Diagram





1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash

7.22 Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 26. If the 24-bit address is initially set to 000001H, the Device ID will be read first.




Figure 26. Read Manufacture ID/ Device ID Sequence Diagram

1.8V Uniform Sector GigdDevice Dual and Quad Serial Flash

7.23 Read Manufacture ID/ Device ID Dual I/O (92H)

The Read Manufacturer/Device ID Dual I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure27. If the 24-bit address is initially set to 000001H, the Device ID will be read first.





Figure27. Read Manufacture ID/ Device ID Dual I/O Sequence Diagram

1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

7.24 Read Manufacture ID/ Device ID Quad I/O (94H)

The Read Manufacturer/Device ID Quad I/O command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28. If the 24-bit address is initially set to 000001H, the Device ID will be read first.






GigdDevice 1.8V Uniform Sector Dual and Quad Serial Flash 7.25 Read Identification (RDID) (9FH)

GD25LQ40C/20C/10C/05C

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 29. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.





7.26 Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low \rightarrow sending Read Unique ID command \rightarrow 3-Byte Address (000000H) \rightarrow Dummy Byte \rightarrow 128bit Unique ID Out \rightarrow CS# goes high.




Figure 30. Read Unique ID Sequence Diagram

7.27 Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H/32H) are not allowed during Program suspend. The Write Status Register command (01H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show in Figure31.




Figure31. Program/Erase Suspend Sequence Diagram

1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

7.28 Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 32.




Figure32. Program/Erase Resume Sequence Diagram

7.29 Erase Security Registers (44H)

The GD25LQ40C/20C/10C/05C provides three 512-byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow The Erase Security Registers command sequence: CS# goes low \rightarrow sending Erase Security Registers command \rightarrow 3-byte address on SI → CS# goes high. The command sequence is shown below. CS# must be driven high after the eighth bit of the last address byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tsE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Don't care
Security Register #2	00H	0010	000	Don't care
Security Register #3	00H	0011	000	Don't care

Figure 33. Erase Security Registers command Sequence Diagram




Image: Constraint of the sector GigaDevice Dual and Quad Serial Flash 7 30 Program Security Registers (42H)

7.30 Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address bytes and at least one data byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tPP) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address




Figure34. Program Security Registers command Sequence Diagram


7.31 Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command is followed by a 3-byte address (A23-A0) and a dummy byte, and each bit is latched-in on the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, and each bit is shifted out, at a Max frequency fc, on the falling edge of SCLK. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. Once the A8-A0 address reaches the last byte of the register (Byte 1FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-9	A8-0
Security Register #1	00H	0001	000	Byte Address
Security Register #2	00H	0010	000	Byte Address
Security Register #3	00H	0011	000	Byte Address

1.8V Uniform Sector Dual and Quad Serial Flash

GigaDevice



7.32 Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Deep Power Down Mode, Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and the "Reset (99H)" commands sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST}/t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the BUSY bit and the SUS bit in Status Register before issuing the Reset command sequence.





Figure36. Enable Reset and Reset command Sequence Diagram

1.8V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

7.33 Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.







1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table6. Signature and Parameter Identification Data Values

Comment	Add(H)	DW Add	Data	Data
	(Byte)	(Bit)		
Fixed:50444653H	00H	07:00	53H	53H
	01H	15:08	46H	46H
	02H	23:16	44H	44H
	03H	31:24	50H	50H
Start from 00H	04H	07:00	00H	00H
Start from 01H	05H	15:08	01H	01H
Start from 00H	06H	23:16	01H	01H
Contains 0xFFH and can never be changed	07H	31:24	FFH	FFH
00H: It indicates a JEDEC specified header	08H	07:00	00H	00H
Start from 0x00H	09H	15:08	00H	00H
Start from 0x01H	0AH	23:16	01H	01H
How many DWORDs in the	0BH	31:24	09H	09H
Parameter table				
First address of JEDEC Flash	0CH	07:00	30H	30H
Parameter table	0DH	15:08	00H	00H
	0EH	23:16	00H	00H
Contains 0xFFH and can never be changed	0FH	31:24	FFH	FFH
It is indicates GigaDevice	10H	07:00	C8H	C8H
manufacturer ID				
Start from 0x00H	11H	15:08	00H	00H
Start from 0x01H	12H	23:16	01H	01H
How many DWORDs in the	13H	31:24	03H	03H
Parameter table				
First address of GigaDevice Flash	14H	07:00	60H	60H
Parameter table	15H	15:08	00H	00H
	16H	23:16	00H	00H
Contains 0xFFH and can never be	17H	31:24	FFH	FFH
	Comment Fixed:50444653H Start from 00H Start from 01H Start from 00H Contains 0xFFH and can never be changed 00H: It indicates a JEDEC specified header Start from 0x00H Start from 0x01H How many DWORDs in the Parameter table First address of JEDEC Flash Parameter table Contains 0xFFH and can never be changed It is indicates GigaDevice Flash Parameter table Start from 0x00H Start from 0x00H Parameter table First address of JEDEC Flash Parameter table Start from 0x0TH How many DWORDs in the Parameter table First address GigaDevice Flash Parameter table Start from 0x01H How many DWORDs in the Parameter table First address of GigaDevice Flash Parameter table First address of GigaDevice Flash Parameter table First address of GigaDevice Flash Parameter table	CommentAdd(H) (Byte)Fixed:50444653H00HFixed:50444653H00H01H02H02H03HStart from 00H04HStart from 01H05HStart from 00H06HContains 0xFFH and can never be changed07H00H: It indicates a JEDEC specified header08HStart from 0x00H09HStart from 0x00H09HStart from 0x01H0AHParameter table0CHFirst address of JEDEC Flash Parameter table0CHContains 0xFFH and can never be changed0CHIt is indicates GigaDevice manufacturer ID10HStart from 0x00H11HStart from 0x00H11HParameter table0EHContains 0xFFH and can never be changed11HStart from 0x00H11HStart from 0x00H11HParameter table13HParameter table15HFirst address of GigaDevice Flash Parameter table15HFirst address of GigaDevice Flash Parameter table15H15H16H	(Byte) (Bit) Fixed:50444653H 00H 07:00 01H 15:08 02H 23:16 03H 31:24 Start from 00H 04H 07:00 Start from 01H 05H 15:08 Start from 00H 06H 23:16 Contains 0xFFH and can never be changed 07H 31:24 00H: It indicates a JEDEC 08H 07:00 specified header 09H 15:08 Start from 0x00H 09H 15:08 Start from 0x01H 0AH 23:16 How many DWORDs in the Parameter table 0BH 31:24 Parameter table 0CH 07:00 Parameter table 0DH 15:08 Contains 0xFFH and can never be changed 0FH 31:24 It is indicates GigaDevice 10H 07:00 manufacturer ID 0FH 31:24 Start from 0x00H 11H 15:08 Start from 0x01H 12H 23:16 How many DWORDs in the Parameter table <td>Comment Add(H) (Byte) DW Add (Bit) Data Fixed:50444653H 00H 07:00 53H 01H 15:08 46H 02H 23:16 44H 03H 31:24 50H Start from 00H 04H 07:00 00H Start from 01H 05H 15:08 01H Start from 00H 06H 23:16 01H Contains 0xFFH and can never be changed 07H 31:24 FFH 00H: It indicates a JEDEC 08H 07:00 00H specified header 09H 15:08 01H Start from 0x00H 09H 15:08 00H Start from 0x01H 0AH 23:16 01H How many DWORDs in the Parameter table 0BH 31:24 09H First address of JEDEC Flash Changed 0CH 07:00 30H Parameter table 0DH 15:08 00H It is indicates GigaDevice 10H 07:00 C8H manufacturer ID 1</td>	Comment Add(H) (Byte) DW Add (Bit) Data Fixed:50444653H 00H 07:00 53H 01H 15:08 46H 02H 23:16 44H 03H 31:24 50H Start from 00H 04H 07:00 00H Start from 01H 05H 15:08 01H Start from 00H 06H 23:16 01H Contains 0xFFH and can never be changed 07H 31:24 FFH 00H: It indicates a JEDEC 08H 07:00 00H specified header 09H 15:08 01H Start from 0x00H 09H 15:08 00H Start from 0x01H 0AH 23:16 01H How many DWORDs in the Parameter table 0BH 31:24 09H First address of JEDEC Flash Changed 0CH 07:00 30H Parameter table 0DH 15:08 00H It is indicates GigaDevice 10H 07:00 C8H manufacturer ID 1



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table7. Parameter Table (0): JEDEC Flash Parameter Tables

Description	Parameter Table (0): JEDEC Flash Comment	Add(H)	DW Add	Data	Data
Description	Comment	(Byte)	(Bit)	Dala	Dala
		(Byte)	(Bit)		
Diack/Castor France Size	00: Reserved; 01: 4KB erase;		01:00	016	
Block/Sector Erase Size	10: Reserved;		01.00	01b	
Muite Orene le ite	11: not support 4KB erase	-		41-	
Write Granularity	0: 1Byte, 1: 64Byte or larger	-	02	1b	
Write Enable Instruction	0: Nonvolatile status bit				
Requested for Writing to Volatile	1: Volatile status bit		03	0b	
Status Registers	(BP status register bit)	30H			E5H
	0: Use 50H Opcode,				
Write Enable Opcode Select for	1: Use 06H Opcode,				
Writing to Volatile Status	Note: If target flash status register		04	0b	
Registers	is Nonvolatile, then bits 3 and 4				
	must be set to 00b.	-			
Unused	Contains 111b and can never be		07:05	111b	
	changed				
4KB Erase Opcode		31H	15:08	20H	20H
(1-1-2) Fast Read	0=Not support, 1=Support		16	1b	
Address Bytes Number used in	00: 3Byte only, 01: 3 or 4Byte,		18:17	00b	
addressing flash array	10: 4Byte only, 11: Reserved	-	10.17	000	F1H
Double Transfer Rate (DTR)	0 Net support 1 Support		19	0b	
clocking	0=Not support, 1=Support	32H			
(1-2-2) Fast Read	0=Not support, 1=Support		20	1b	
(1-4-4) Fast Read	0=Not support, 1=Support		21	1b	
(1-1-4) Fast Read	0=Not support, 1=Support		22	1b	
Unused			23	1b	
Unused		33H	31:24	FFH	FFH
				003FFFFF	H(4Mb)
				001FFFFF	· ,
Flash Memory Density		37H:34H	31:00	000FFFFF	. ,
				0007FFFF	. ,
(1-4-4) Fast Read Number of	0 0000b: Wait states (Dummy				/
Wait states	Clocks) not support		04:00	00100b	
(1-4-4) Fast Read Number of		38H			44H
Mode Bits	000b:Mode Bits not support		07:05	010b	
(1-4-4) Fast Read Opcode		39H	15:08	EBH	EBH
(1-1-4) Fast Read Number of	0 0000b: Wait states (Dummy	0011	10.00		
Wait states	Clocks) not support		20:16	01000b	
		3AH			08H
(1-1-4) Fast Read Number of	000b:Mode Bits not support		23:21	000b	
Mode Bits		0511	04.04	0511	0511
(1-1-4) Fast Read Opcode		3BH	31:24	6BH	6BH



GD25LQ40C/20C/10C/05C

y					
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		04:00	01000b	
(1-1-2) Fast Read Number	000b: Mode Bits not support	3CH	07:05	000b	08H
of Mode Bits			45.00		0.011
(1-1-2) Fast Read Opcode		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00010b	
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3EH	23:21	010b	42H
(1-2-2) Fast Read Opcode		3FH	31:24	BBH	BBH
(2-2-2) Fast Read	0=not support 1=support		00	0b	
Unused			03:01	111b	
(4-4-4) Fast Read	0=not support 1=support	40H	04	0b	EEH
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000b	
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	46H	23:21	000b	00H
(2-2-2) Fast Read Opcode		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000b	
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	4AH	23:21	000b	00H
(4-4-4) Fast Read Opcode		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Opcode		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Opcode		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Opcode		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N bytes 0x00b: this sector type don't exist	52H	23:16	00H	00H
Sector Type 4 erase Opcode		53H	31:24	FFH	FFH



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Table8. Parameter Table (1): GigaDevice Flash Parameter Tables

Tables. Parameter Table (1): GigaDevice Flash Parameter Tables		
Description Comment Add(H) DW Add (Byte) (Bit)	Data	Data
Vcc Supply Maximum Voltage 2000H=2.000V 61H:60H 15:00 2700H=2.700V 3600H=3.600V 15:00 15:00	2100H	2100H
Vcc Supply Minimum Voltage 1650H=1.650V 2250H=2.250V 63H:62H 31:16 2350H=2.350V 2700H=2.700V 63H:62H 31:16	1650H	1650H
HW Reset# pin 0=not support 1=support 00	0b	
HW Hold# pin 0=not support 1=support 01	1b	
Deep Power Down Mode 0=not support 1=support 02	1b	
SW Reset 0=not support 1=support 03	1b	
SW Reset Opcode Should be issue Reset Reset before Reset cmd. 65H:64H 11:04	99H	F99EH
Program Suspend/Resume 0=not support 1=support 12	1b	
Erase Suspend/Resume 0=not support 1=support 13	1b	
Unused 14	1b	
Wrap-Around Read mode 0=not support 1=support 15	1b	
Wrap-Around Read mode 66H 23:16 Opcode 66H 23:16	77H	77H
Wrap-Around Read data length08H:support 8B wrap-around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B67H31:24	64H	64H
Individual block lock 0=not support 1=support 00	0b	
Individual block lock bit 0=Volatile 01	0b	
Individual block lock Opcode 09:02	FFH	
Individual block lock Volatile 0=protect 1=unprotect 6BH:68 10	0b	EBFC H
Secured OTP 0=not support 1=support H 11	1b	
Read Lock 0=not support 1=support 12	0b	
Permanent Lock 0=not support 1=support 13	1b ⁽¹⁾	
Unused 15:14	11b	

NOTE:

1. GD25LQ40C/20C/10C/05CxxSx supports Permanent Lock. Please contact GigaDevice for details.



8 ELECTRICAL CHARACTERISTICS

8.1 POWER-ON TIMING

Figure38. Power-On Timing Sequence Diagram




Table 9. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage VCC (min)	1	1.4	V

8.2 Initial Delivery State

The device is delivered with the memory array erased: all bits are set to 1(each byte contains FFH). The Status Register contains 00H (all Status Register bits are 0).


8.3 Absolute Maximum Ratings


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	°C
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
Applied Input/Output Voltage	-0.6 to VCC+0.5	V
VCC	-0.6 to 2.5	V

GD25LQ40C/20C/10C/05C

Figure39. Absolute Maximum Ratings Diagram

Maximum Negative Overshoot Waveform






8.4 Capacitance Measurement Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance		30		pF	
	Input Rise And Fall time			5	ns	
	Input Pause Voltage	0.1VC	C to 0.8V0	C	V	
	Input Timing Reference Voltage	0.2VC	C to 0.7V0	C	V	
	Output Timing Reference Voltage	0.5VCC		V		

Figure 40. Input Test Waveform and Measurement Level



Maximum Positive Overshoot Waveform



1.8V Uniform SectorGigoDeviceDual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

8.5 DC CHARACTERISTICS

(T= -40°C~85°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μA
Ilo	Output Leakage Current				±2	μA
		CS#=VCC,		0		
I _{CC1}	Standby Current	V _{IN} =VCC or VSS		9	28	μA
		CS#=VCC,		4		
Icc2	Deep Power-Down Current	VIN=VCC or VSS		1	8	μA
		CLK=0.1VCC/ 0.9VCC				
		at 104MHz,		10	13	mA
	Q=Open(*1,*2,*4 I/O)			l		
Icc3 Operating Current (F	Operating Current (Read)					
1003		CLK=0.1VCC/0.9VCC				
		at 80MHz,		8	10	mA
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		15	20	mA
Icc5	Operating Current (WRSR)	CS#=VCC		15	20	mA
Icc ₆	Operating Current (SE)	CS#=VCC		15	20	mA
Icc7	Operating Current (BE)	CS#=VCC		15	20	mA
Іссв	Operating Current (CE)	CS#=VCC		15	20	mA
VIL	Input Low Voltage				0.2VCC	V
VIH	Input High Voltage		0.7VCC			V
Vol	Output Low Voltage	I _{OL} =100μA			0.2	V
Vон	Output High Voltage	I _{OH} =-100µА	VCC-0.2			V

Note:

1. Typical values given for TA=25°C.

GD25LQ40C/20C/10C/05C

(T= -40°C ~105°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ΙLI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
	Chanadhu Cumant	CS#=VCC,		0	50	
Icc1	Standby Current	V _{IN} =VCC or VSS		9	50	μA
laas	Deep Power-Down Current	CS#=VCC,		1	15	
I _{CC2}		V _{IN} =VCC or VSS		I	15	μA
		CLK=0.1VCC /				
		0.9VCC		10	20	mA
		at 90MHz,		10		mA
		Q=Open(*1,*2,*4 I/O)				
Іссз	Icc3 Operating Current (Read)	CLK=0.1VCC/		8		mA
		0.9VCC			18	
		at 80MHz,				
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		15	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		15	30	mA
Icc ₆	Operating Current (SE)	CS#=VCC		15	30	mA
Icc7	Operating Current (BE)	CS#=VCC		15	30	mA
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA
VIL	Input Low Voltage				0.2VCC	V
Vін	Input High Voltage		0.7VCC			V
Vol	Output Low Voltage	I _{OL} =100µA			0.2	V
Vон	Output High Voltage	I _{OH} =-100µА	VCC-0.2			V

Note:

1. Typical values given for TA=25°C.


GD25LQ40C/20C/10C/05C

(T= -40°C ~125°C, VCC=1.65~2.1V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
L	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
	Other all the Original to	CS#=VCC,		0		
ICC1	Icc1 Standby Current	V _{IN} =VCC or VSS		9	60	μA
l	Doop Dower Down Current	CS#=VCC,		1	20	
ICC2	I _{CC2} Deep Power-Down Current	V _{IN} =VCC or VSS		I	20	μA
		CLK=0.1VCC /				
	Operating Current (Read)	0.9VCC		10	20	mA
		at 90MHz,		10	20	
		Q=Open(*1,*2,*4 I/O)				
Іссз		CLK=0.1VCC/		8		
		0.9VCC				
		at 80MHz,			18	mA
		Q=Open(*1,*2,*4 I/O)				
Icc4	Operating Current (PP)	CS#=VCC		15	30	mA
Icc5	Operating Current (WRSR)	CS#=VCC		15	30	mA
Icc ₆	Operating Current (SE)	CS#=VCC		15	30	mA
Icc7	Operating Current (BE)	CS#=VCC		15	30	mA
Icc8	Operating Current (CE)	CS#=VCC		15	30	mA
VIL	Input Low Voltage				0.2VCC	V
Vih	Input High Voltage		0.7VCC			V
Vol	Output Low Voltage	I _{OL} =100µA			0.2	V
Vон	Output High Voltage	I _{OH} =-100µА	VCC-0.2			V

Note:

1. Typical values given for TA=25°C.



GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

8.6 AC CHARACTERISTICS

(T= -40℃~85℃, VCC=1.65~2.1V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
£	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,			104	
f _C	EBH			104	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tcHc∟	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t slch	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (Read/Write)	20			ns
tsнqz	Output Disable Time			6	ns
tclax	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
tснох	Data In Hold Time	2			ns
t HLCH	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	Hold# High Setup Time (Relative to Clock)	5			ns
t _{CHHL}	Hold# High Hold Time (Relative to Clock)	5			ns
t _{сннн}	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
t _{HHQX}	Hold# Low To Low-Z Output			6	ns
t _{CLQV}	Clock Low To Output Valid			7	ns
t _{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
t _{sus}	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
4	CS# High To Next Command After Reset (Except			20	
t RST	from Erase)			30	μs
4	CS# High To Next Command After Reset (From			10	
t _{RST_E}	Erase)			12	ms
tw	Write Status Register Cycle Time		1	20	ms
t _{BP1}	Byte Program Time (First Byte)		25	50	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	5	μs

GD25LQ40C/20C/10C/05C

t _{PP}	Page Programming Time	0.7	2.4	ms
t _{SE}	Sector Erase Time	40	300	ms
t _{BE1}	Block Erase Time (32K Bytes)	0.15	0.8	s
t _{BE2}	Block Erase Time (64K Bytes)	0.18	1	s
t _{CE}	Chip Erase Time (GD25LQ40C)	1.25	3	S
t _{CE}	Chip Erase Time (GD25LQ20C)	0.8	1.5	S
t _{CE}	Chip Erase Time (GD25LQ10C)	0.4	1	S
t _{CE}	Chip Erase Time (GD25LQ05C)	0.2	1	S

Note:

1. Typical values given for TA=25°C.

GD25LQ40C/20C/10C/05C

(T= -40°C ~105°C, VCC=1.65~2.1V, C∟=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
c	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,				
fc	EBH			90	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
tсьн	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
tсьсн	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{sLCH}	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (read/write)	20			ns
t _{SHQZ}	Output Disable Time			6	ns
t CLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
tньсн	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
tснн∟	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
t hlqz	Hold# Low To High-Z Output			6	ns
tннах	Hold# Low To Low-Z Output			6	ns
t CLQV	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
toroc	CS# High To Standby Mode With Electronic Signature			20	
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
t _{RST}	CS# High To Next Command After Reset (Except			30	μs
LKS1	From Erase)			50	μο
trst e	CS# High To Next Command After Reset (From			12	ms
INOT_E	Erase)				1113
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
t _{PP}	Page Programming Time		0.7	3	ms
tse	Sector Erase Time		40	400	ms

GD25LQ40C/20C/10C/05C

t _{BE1}	Block Erase Time (32K Bytes)	0.15	1.2	s
t _{BE2}	Block Erase Time (64K Bytes)	0.18	2	s
t _{CE}	Chip Erase Time (GD25LQ40C)	1.25	5	S
t _{CE}	Chip Erase Time (GD25LQ20C)	0.8	2.5	s
t _{CE}	Chip Erase Time (GD25LQ10C)	0.4	1.5	S
t _{CE}	Chip Erase Time (GD25LQ05C)	0.2	1.5	S

Note:

2. Typical values given for TA=25°C.

1.8V Uniform Sector

GigoDevice Dual and Quad Serial Flash

GD25LQ40C/20C/10C/05C

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: 0BH, 3BH, BBH, 6BH,				
fc	EBH			90	MHz
f _R	Serial Clock Frequency For: Read (03H)			80	MHz
t _{CLH}	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
t CLCH	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
t _{CHCL}	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
t _{SLCH}	CS# Active Setup Time	5			ns
tснян	CS# Active Hold Time	5			ns
tsнсн	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (read/write)	20			ns
t _{shqz}	Output Disable Time			6	ns
t CLQX	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
thlch	Hold# Low Setup Time (Relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative to Clock)	5			ns
tCHHL	Hold# High Hold Time (Relative to Clock)	5			ns
tсннн	Hold# Low Hold Time (Relative to Clock)	5			ns
t _{HLQZ}	Hold# Low To High-Z Output			6	ns
tннох	Hold# Low To Low-Z Output			6	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			3	μs
	CS# High To Standby Mode Without Electronic				
t _{RES1}	Signature Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
t	CS# High To Next Command After Reset (Except			20	
t RST	From Erase)			30	μs
toor c	CS# High To Next Command After Reset (From			10	me
t _{RST_E}	Erase)			12	ms
tw	Write Status Register Cycle Time		1	25	ms
t _{BP1}	Byte Program Time (First Byte)		25	80	μs
t _{BP2}	Addition Byte Program Time (After First Byte)		2.5	8	μs
t _{PP}	Page Programming Time		0.7	4	ms
tse	Sector Erase Time		40	400	ms

(T= -40°C ~125°C, VCC=1.65~2.1V, C∟=30pf)

GD25LQ40C/20C/10C/05C

t _{BE1}	Block Erase Time (32K Bytes)	0.15	1.8	S
t _{BE2}	Block Erase Time (64K Bytes)	0.18	3.2	S
t_{CE}	Chip Erase Time (GD25LQ40C)	1.25	6	S
t _{CE}	Chip Erase Time (GD25LQ20C)	0.8	3	S
t _{CE}	Chip Erase Time (GD25LQ10C)	0.4	1.5	S
t _{CE}	Chip Erase Time (GD25LQ05C)	0.2	1.5	S

Note:

2. Typical values given for TA=25°C.



Figure41. Input Timing




Figure42. Output Timing




Figure 43. Resume to Suspend Timing Diagram







Figure44. Hold Timing





9 ORDERING INFORMATION



* Please contact GigaDevice sales for automotive products.



9.1 Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)

Product Number	Density	Package Type
GD25LQ40CTIG	4Mbit	
GD25LQ20CTIG	2Mbit	SOP8 150mil
GD25LQ10CTIG	1Mbit	50Po 150mi
GD25LQ05CTIG	512Kbit	
GD25LQ40CSIG	4Mbit	
GD25LQ20CSIG	2Mbit	SOP8 208mil
GD25LQ10CSIG	1Mbit	30F6 2001111
GD25LQ05CSIG	512Kbit	
GD25LQ40CMIG	4Mbit	
GD25LQ20CMIG	2Mbit	VSOP8 150mil
GD25LQ10CMIG	1Mbit	VSOP6 1501111
GD25LQ05CMIG	512Kbit	
GD25LQ40CVIG	4Mbit	
GD25LQ20CVIG	2Mbit	
GD25LQ10CVIG	1Mbit	VSOP8 208mil
GD25LQ05CVIG	512Kbit	
GD25LQ40COIG	4Mbit	
GD25LQ20COIG	2Mbit	TSSOP8 173mil
GD25LQ10COIG	1Mbit	1330F8 17311
GD25LQ05COIG	512Kbit	
GD25LQ40CEIG	4Mbit	
GD25LQ20CEIG	2Mbit	LISONS (3x2mm 0 45mm thickness)
GD25LQ10CEIG	1Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ05CEIG	512Kbit	
GD25LQ40CHIG	4Mbit	
GD25LQ20CHIG	2Mbit	USON8 (3x3mm)
GD25LQ10CHIG	1Mbit	
GD25LQ05CHIG	512Kbit	
GD25LQ40CNIG	4Mbit	
GD25LQ20CNIG	2Mbit	
GD25LQ10CNIG	1Mbit	USON8 (3x4mm)
GD25LQ05CNIG	512Kbit	
GD25LQ40CQIG	4Mbit	
GD25LQ20CQIG	2Mbit	LISONS (Avamm 0 45mm thiskness)
GD25LQ10CQIG	1Mbit	USON8 (4x4mm, 0.45mm thickness)
GD25LQ05CQIG	512Kbit	



GD25LQ40CWIG	4Mbit	
GD25LQ20CWIG	2Mbit	
GD25LQ10CWIG	1Mbit	WSON8 (6x5mm)
GD25LQ05CWIG	512Kbit	

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25LQ40CTJG	4Mbit	
GD25LQ20CTJG	2Mbit	SOP8 150mil
GD25LQ10CTJG	1Mbit	50P6 150mm
GD25LQ05CTJG	512Kbit	
GD25LQ40CSJG	4Mbit	
GD25LQ20CSJG	2Mbit	SOP8 208mil
GD25LQ10CSJG	1Mbit	50Po 2001111
GD25LQ05CSJG	512Kbit	
GD25LQ40CMJG	4Mbit	
GD25LQ20CMJG	2Mbit	VSOD9 150mil
GD25LQ10CMJG	1Mbit	VSOP8 150mil
GD25LQ05CMJG	512Kbit	
GD25LQ40CVJG	4Mbit	
GD25LQ20CVJG	2Mbit	VSOP8 208mil
GD25LQ10CVJG	1Mbit	VSOP8 208mii
GD25LQ05CVJG	512Kbit	
GD25LQ40COJG	4Mbit	
GD25LQ20COJG	2Mbit	TSSOP8 173mil
GD25LQ10COJG	1Mbit	133068 173111
GD25LQ05COJG	512Kbit	
GD25LQ40CEJG	4Mbit	
GD25LQ20CEJG	2Mbit	LISONS (2)(2mm, 0, 45mm, this/(noos)
GD25LQ10CEJG	1Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ05CEJG	512Kbit	
GD25LQ40CHJG	4Mbit	
GD25LQ20CHJG	2Mbit	
GD25LQ10CHJG	1Mbit	USON8 (3x3mm)
GD25LQ05CHJG	512Kbit	
GD25LQ40CNJG	4Mbit	
GD25LQ20CNJG	2Mbit	
GD25LQ10CNJG	1Mbit	USON8 (3x4mm)
GD25LQ05CNJG	512Kbit	
GD25LQ40CQJG	4Mbit	LISONIS (Avamm 0 45mm this/mass)
GD25LQ20CQJG	2Mbit	USON8 (4x4mm, 0.45mm thickness)



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash

GD25LQ10CQJG	1Mbit	
GD25LQ05CQJG	512Kbit	
GD25LQ40CWJG	4Mbit	
GD25LQ20CWJG	2Mbit	
GD25LQ10CWJG	1Mbit	WSON8 (6x5mm)
GD25LQ05CWJG	512Kbit	

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type
GD25LQ40CTEG	4Mbit	
GD25LQ20CTEG		
GD25LQ10CTEG	1Mbit	SOP8 150mil
GD25LQ05CTEG	512Kbit	
GD25LQ40CSEG	4Mbit	
GD25LQ20CSEG	2Mbit	
GD25LQ10CSEG	1Mbit	SOP8 208mil
GD25LQ05CSEG	512Kbit	
GD25LQ40CMEG	4Mbit	
GD25LQ20CMEG	2Mbit	
GD25LQ10CMEG	1Mbit	VSOP8 150mil
GD25LQ05CMEG	512Kbit	
GD25LQ40CVEG	4Mbit	
GD25LQ20CVEG	2Mbit	VSOP8 208mil
GD25LQ10CVEG	1Mbit	V30F8 208111
GD25LQ05CVEG	EG 512Kbit	
GD25LQ40COEG	4Mbit	
GD25LQ20COEG	2Mbit	TSSOP8 173mil
GD25LQ10COEG	1Mbit	1330F8 17311
GD25LQ05COEG	512Kbit	
GD25LQ40CEEG	4Mbit	
GD25LQ20CEEG	2Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ10CEEG	1Mbit	
GD25LQ05CEEG	512Kbit	
GD25LQ40CHEG	4Mbit	
GD25LQ20CHEG	2Mbit	USON8 (3x3mm)
GD25LQ10CHEG	1Mbit	
GD25LQ05CHEG	512Kbit	
GD25LQ40CNEG	4Mbit	
GD25LQ20CNEG	2Mbit	
GD25LQ10CNEG	1Mbit	USON8 (3x4mm)
GD25LQ05CNEG	512Kbit	



1.8V Uniform SectorGigoDeviceDual and Quad Serial Flash

GD25LQ40C/20C/10C/0	5C
---------------------	----

GD25LQ40CQEG	4Mbit						
GD25LQ20CQEG	2Mbit	LISONS (A)(4mm 0 (Emm this/mass)					
GD25LQ10CQEG	1Mbit	USON8 (4x4mm, 0.45mm thickness)					
GD25LQ05CQEG	512Kbit						
GD25LQ40CWEG	4Mbit						
GD25LQ20CWEG	2Mbit						
GD25LQ10CWEG	1Mbit	WSON8 (6x5mm)					
GD25LQ05CWEG	512Kbit						

Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25LQ40CTFG	4Mbit	
GD25LQ20CTFG	2Mbit	
GD25LQ10CTFG	1Mbit	SOP8 150mil
GD25LQ05CTFG	512Kbit	
GD25LQ40CSFG	4Mbit	
GD25LQ20CSFG	2Mbit	
GD25LQ10CSFG	1Mbit	SOP8 208mil
GD25LQ05CSFG	512Kbit	
GD25LQ40CMFG	4Mbit	
GD25LQ20CMFG	2Mbit	VSOP8 150mil
GD25LQ10CMFG	1Mbit	VSOP8 150mil
GD25LQ05CMFG	512Kbit	
GD25LQ40CVFG	4Mbit	
GD25LQ20CVFG	2Mbit	VSOP8 208mil
GD25LQ10CVFG	1Mbit	V30F6 2081111
GD25LQ05CVFG	512Kbit	
GD25LQ40COFG	4Mbit	
GD25LQ20COFG	2Mbit	TSSOP8 173mil
GD25LQ10COFG	1Mbit	1330F8 175111
GD25LQ05COFG	512Kbit	
GD25LQ40CEFG	4Mbit	
GD25LQ20CEFG	2Mbit	USON8 (3x2mm, 0.45mm thickness)
GD25LQ10CEFG	1Mbit	USONO (SZIIIII, 0.45IIIII IIICKIESS)
GD25LQ05CEFG	512Kbit	
GD25LQ40CHFG	4Mbit	
GD25LQ20CHFG	2Mbit	
GD25LQ10CHFG	1Mbit	USON8 (3x3mm)
GD25LQ05CHFG	512Kbit	
GD25LQ40CNFG	4Mbit	
GD25LQ20CNFG	2Mbit	USON8 (3x4mm)



1.8V Uniform Sector GigoDevice Dual and Quad Serial Flash


GD25LQ40C/20C/10C/05C


	1Mbit	GD25LQ10CNFG
	512Kbit	GD25LQ05CNFG
	4Mbit	GD25LQ40CQFG
LISONS (4)(4)(mm, 0.45mm this/mass)	2Mbit	GD25LQ20CQFG
USON8 (4x4mm, 0.45mm thickness)	1Mbit	GD25LQ10CQFG
	512Kbit	GD25LQ05CQFG
	4Mbit	GD25LQ40CWFG
	2Mbit	GD25LQ20CWFG
WSON8 (6x5mm)	1Mbit	GD25LQ10CWFG
	512Kbit	GD25LQ05CWFG





10 PACKAGE INFORMATION

10.1 Package SOP8 150MIL










Dimensions


	mbol Jnit	Α	A1	A2	b	с	D	E	E1	е	L	L1	h	θ
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80		0.40		0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90	1.27	-	1.04	-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00	1	0.90		0.50	8°


Note:


1. Both the package length and width do not include the mold flash.




10.2 Package SOP8 208MIL










Dimensions


Syı	mbol	•		40	L.		ſ	Е	E1	-		14	0		
U	Init	A -	A1	A2	b	С	D	E		е	L	L1	θ		
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°		
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27 -	1.27	1.27 -	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°		


Note:


1. Both the package length and width do not include the mold flash.




10.3 Package VSOP8 150MIL









Dimensions


Sy	Symbol			40	h		Ľ	Е	E1	•		14	0
ι	Jnit	A	A1	A2	b	С	D	E	EI	е	L	L1	θ
	Min	-	0.05	0.63	0.31	0.13	4.80	5.80	3.80		0.40		0°
mm	Nom	-	0.10	-	0.41	0.15	4.90	6.00	3.90	1.27	-	1.04	-
	Max	0.90	0.15	0.75	0.51	0.18	5.00	6.20	4.00		0.90		10°


Note:


1. Both the package length and width do not include the mold flash.




10.4 Package VSOP8 208MIL










Dimensions


Sy	Symbol			40	Å		D	Е	E1			14	θ		
U	Init	A	A1	A2	b	С	D	-		е	L	L1	0		
	Min	-	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50		0°		
mm	Nom	-	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	1.27	1.27	1.27 -	1.31	-
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°		


Note:


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.




10.5 Package TSSOP8 173MIL









Dimensions


Syı	Symbol		A1	A2	b	•	D	Е	E1	е		L1	θ			
U	Jnit Min	A	AI	AZ	b	С	D	-	L 1	C	L	L 1	Ū			
	Min	-	0.05	0.80	0.19	0.09	2.90	6.20	4.30		0.45		0°			
mm	Nom	-	0.10	1.00	0.25	0.15	3.00	6.40	4.40	0.65	0.65	0.65	0.65 -	-	1.00	-
	Мах	1.20	0.15	1.05	0.30	0.20	3.10	6.60	4.50		0.75		8°			


Notes:

1. Both package length and width do not include mold flash.




10.6 Package USON8 (3*2mm, 0.45mm thickness)





Top View

Side View



Bottom View

Dimensions

Sy	mbol	۸	A1	•	b	D	D1	Е	E1	•		L1
ι	Jnit	A 0.40	AI	С	D	D	ы	-		е	L	L 1
	Min	0.40	0.00	0.10	0.20	2.90	0.15	1.90	1.55		0.30	
mm	Nom	0.45	0.02	0.15	0.25	3.00	0.20	2.00	1.60	0.50	0.35	0.10
	Max	0.50	0.05	0.20	0.30	3.10	0.25	2.10	1.65		0.40	

Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




10.7 Package USON8 (3*3mm)



Top View

Side View



Bottom View

Dimensions

Sy	mbol	۸	A1	•	h	D	D1	Е	E1		
U	Jnit	A	AI	С	b	U	ы	–	E I	e	L L
	Min	0.50	0.00	0.10	0.20	2.90	1.60	2.90	2.10		0.35
mm	Nom	0.55	0.02	0.15	0.25	3.00	1.70	3.00	2.20	0.50	0.40
	Max	0.60	0.05	0.20	0.30	3.10	1.80	3.10	2.30		0.45

Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.




10.8 Package USON8 (3*4mm)



Top View

Side View



Bottom View

Dimensions

S	ymbol	A	A1	С	b	D	D1	E	E1	e	L
	Unit										
	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70	0.80	0.50
mm	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80		0.60
	Max	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90		0.70

Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.



10.9 Package USON8 (4*4mm, 0.45mm thickness)



Bottom View

Symbol		•	A1		h		D1	Е	E1		
Unit		A	AI	с	b	D		E	EI	е	
	Min	0.40	0.00	0.10	0.25	3.90	2.20	3.90	2.90	0.80	0.35
mm	Nom	0.45	0.02	0.15	0.30	4.00	2.30	4.00	3.00		0.40
	Max	0.50	0.05	0.20	0.35	4.10	2.40	4.10	3.10		0.45


Note:

1. Both the package length and width do not include the mold flash.


2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity \leq 0.08mm. Package edge tolerance \leq 0.10mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other..




10.10 Package WSON8 (6*5mm)



Top View

Side View



Bottom View

Dimensions

Syı	mbol	A	A1	с	b	D	D2	Е	E2	е	L
U	Unit										
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90	1.27	0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00		0.60
	Мах	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

Note:

1. Both the package length and width do not include the mold flash.

2. The exposed metal pad area on the bottom of the package is floating.

3. Coplanarity ≤ 0.08 mm. Package edge tolerance ≤ 0.10 mm.

4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.



11 REVISION HISTORY

Version No	Description	Page	Date				
1.0	Initial Release	All	2017-11-13				
1.1	Delete E7H command						
	Add J,E,F,3,2 and A to the 6 th code of ordering information	P53	2018-2-6				
	Update the description of SOP8 and VSOP8 packages	P56-59					
1.2	Modify tVSL min value from 5ms to 1.8ms	P48					
	Modify Deep Power-Down Current max value from 5µA to 8µA	P50	2040 5 47				
1.2	Add tRS in AC CHARACTERISTIC, of which the min. value is 100us	P52	2018-5-17				
	Add "E1" values to the dimension table of USON8 4x4 package	P63					
	Add 4BH command	P1,19,40					
	Modify Ordering Information	P60-65	2018-7-23				
1.3	Add TSSOP8 173mil Package	P70					
	Add DC/AC characteristics @-40°C~105°C	cteristics @-40°C~105°C P51/55-56					
	Add DC/AC characteristics @-40°C~125°C	P52/57-58					
	Modify Icc1 max value @-40°C~85°C from 25uA to 28uA	P51					
	Modify Icc2 max value @-40°C~125°C from 18uA to 20uA	P53					
	Modify tW max value @-40°C~105°C from 20ms to 25ms	P56					
	Modify tPP max value @-40°C~105°C from 2.4ms to 3ms	P56					
	Modify tSE max value @-40°C~105°C from 150/300ms to 400ms	P56					
1.4	Modify tBE1 max value @-40°C~105°C from 0.8s to 1.2s	P57	2018-10-23				
1.4	Modify tBE2 max value @-40°C~105°C from 1s to 1.2s	P57	2010-10-23				
	Modify tCE1 max value @-40°C~105°C from 3/1.5/1/1s to 5/2.5/1.5/1.5s	P57					
	Modify tBE1 max value @-40°C~125°C from 1.5s to 1.8s	P59					
	Modify tBE2 max value @-40°C~125°C from 2s to 3.2s	P59					
	Modify tCE1 max value @-40°C~125°C from 5/2.5/1/1s to 6/3/1.5/1.5s	value @-40°C~125°C from 5/2.5/1/1s to 6/3/1.5/1.5s P59					
	Remove tSE max value of 50K cycling	P55, 56, 58					
1.5	Modify the description of USON8 3x4mm	P74	2020-5-19				
C.1	Update LOGO	All	2020-0-19				



Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NOR Flash category:

Click to view products by Gigadevice manufacturer:

Other Similar products are found below :

615309A MBM29F200TC-70PFTN-SFLE1 MBM29F800BA-90PF-SFLE1 8 611 200 906 9990933135 AM29BL162CB-80RDPE1 AM29F200BB-90DPI 1 AT25DF021A-MHN-Y AT25DF256-SSHN-T EAN62691701 MX29F200CTMI-70G PC28F320J3F75A 8 905 959 252 S29AL008J55BFIR20 S29AL016J70FFI022 S29AS016J70BHIF40 S99-50389 P AM29F016D-120DPI 1 MBM29F400BC-90PFVGTSFLE1 MBM29F800BA-70PFTN-SFLE1 AT25DF011-MAHN-T AT25DF011-SSHN-T AT25DF011-XMHN-T AT25DF041B-MHN-Y AT45DB161E-CCUD-T RP-SDCCTH0 S29PL127J70BAI020 S99-50052 MX25L6473EM2I-10G W29GL256SL9T W29GL128CH9C W29GL128CH9B W29GL032CL7B MX25L3233FMI-08G S99-50243 P S29GL512T10DHI020 S26KS128SDGBHI030 S26KL256SDABHB030 S26KL128SDABHB020 PC28F640J3F75B W29GL256SH9C S99-50239 S29GL032N11FFIS12 S26KS512SDABHB030 S26KL256SDABHA020 S25FS128SAGMFV100 S25FS064SDSNFN030 S29AL016D90MAI020(SPANSION) AM29F200BT-70EF(SPANSION) LE25S40MB-AH