

GD25Q32C

DATASHEET



Contents

1.	. FE	ATURES	4
2.	. GE	ENERAL DESCRIPTION	5
3.	. М	EMORY ORGANIZATION	7
4.		EVICE OPERATION	8
5.		ATA PROTECTION	
6.		ATUS REGISTER	
7.	. CC	DMMANDS DESCRIPTION	13
	7.1.	WRITE ENABLE (WREN) (06H)	16
	7.2.	WRITE DISABLE (WRDI) (04H)	16
	7.3.	WRITE ENABLE FOR VOLATILE STATUS REGISTER (50H)	17
	7.4.	READ STATUS REGISTER (RDSR) (05H OR 35H OR 15H)	18
	7.5.	WRITE STATUS REGISTER (WRSR) (01H OR 31H OR 11H)	18
	7.6.	READ DATA BYTES (READ) (03H)	19
	7.7.	READ DATA BYTES AT HIGHER SPEED (FAST READ) (0BH)	19
	7.8.	DUAL OUTPUT FAST READ (3BH)	20
	7.9.	QUAD OUTPUT FAST READ (6BH)	21
	7.10.	DUAL I/O FAST READ (BBH)	21
	7.11.	QUAD I/O FAST READ (EBH)	23
	7.12.	QUAD I/O WORD FAST READ (E7H)	24
	7.13.	SET BURST WITH WRAP (77H)	26
	7.14.	Page Program (PP) (02H)	27
	7.15.	QUAD PAGE PROGRAM (32H)	28
	7.16.	FAST PAGE PROGRAM (FPP) (F2H)	29
	7.17.		
	7.18.	32KB BLOCK ERASE (BE) (52H)	30
	7.19.	64KB BLOCK ERASE (BE) (D8H)	31
	7.20.	CHIP ERASE (CE) (60/C7H)	31
	7.21.	DEEP POWER-DOWN (DP) (B9H)	32
	7.22.	RELEASE FROM DEEP POWER-DOWN OR HIGH PERFORMANCE MODE AND READ DEVICE ID (RDI) (ABH)	33
	7.23.	READ MANUFACTURE ID/ DEVICE ID (REMS) (90H)	34
	7.24.	Dual I/O Read Manufacture ID/ Device ID (92H)	35
	7.25.	Quad I/O Read Manufacture ID/ Device ID (94H)	36
	7.26.	READ IDENTIFICATION (RDID) (9FH)	37
	7.27.	HIGH PERFORMANCE MODE (HPM) (A3H)	38
	7.28.	READ UNIQUE ID (4BH)	39
	7.29.	PROGRAM/ERASE SUSPEND (PES) (75H)	40
	7.30.	PROGRAM/ERASE RESUME (PER) (7AH)	41
	7.31.	Erase Security Registers (44H)	41
	7.32.	PROGRAM SECURITY REGISTERS (42H)	42



REVISION HISTORY......73

11.

1. FEATURES

- ◆32M-bit Serial Flash
 - -4096K-Byte
 - -256 Bytes per programmable page
- Standard, Dual, Quad SPI
 - -Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD# -Dual SPI: SCLK, CS#, IO0, IO1, WP#, HOLD#
 - -Quad SPI: SCLK, CS#, IO0, IO1, IO2, IO3
- ◆High Speed Clock Frequency
 - -120MHz for fast read with 30PF load
 - -Dual I/O Data transfer up to 240Mbits/s
 - -Quad I/O Data transfer up to 480Mbits/s
- ◆Software/Hardware Write Protection
 - -Write protect all/portion of memory via software
 - -Enable/Disable protection with WP# Pin
 - -Top/Bottom Block protection
- ◆Minimum 100,000 Program/Erase Cycles
- ◆Data Retention
 - -20-year data retention typical
- ◆Allows XIP (execute in place) Operation
 - -Continuous Read With 8/16/32/64-Byte Wrap


- ◆Fast Program/Erase Speed
 - -Page Program time: 0.6ms typical
 - -Sector Erase time: 50ms typical
 - -Block Erase time: 0.15/0.25s typical
 - -Chip Erase time: 15s typical
- ◆Flexible Architecture
 - -Uniform Sector of 4K-Byte
 - -Uniform Block of 32/64K-Byte
- **◆Low Power Consumption**
 - -1µA typical deep power down current
 - -1µA typical standby current
- ◆Advanced Security Features⁽¹⁾
 - -128-bit Unique ID
 - -3x1024-Byte Security Registers With OTP Locks
 - -Discoverable parameters (SFDP) register
- ◆Single Power Supply Voltage
 - -Full voltage range: 2.7~3.6V
- ◆Package Information
 - -SOP8 (208mil)
 - -SOP8 (150mil)
 - -VSOP8 (208mil)
 - -DIP8 (300mil)
 - -WSON8 (6*5mm)
 - -USON8 (3*3mm)
 - -USON8 (3*4mm)
 - -TFBGA-24 (6*4 ball array)
 - -TFBGA-24 (5*5ball array)

Note: 1.Please contact GigaDevice for details.

2. GENERAL DESCRIPTION

The GD25Q32C (32M-bit) Serial flash supports the standard Serial Peripheral Interface (SPI), and supports the Dual/Quad SPI: Serial Clock, Chip Select, Serial Data I/O0 (SI), I/O1 (SO), I/O2 (WP#), and I/O3 (HOLD#). The Dual I/O data is transferred with speed of 240Mbits/s and the Quad I/O & Quad output data is transferred with speed of 480Mbits/s.

CONNECTION DIAGRAM





PIN DESCRIPTION

Pin Name	1/0	Description		
CS#	I	Chip Select Input		
SO (IO1)	I/O	Data Output (Data Input Output 1)		
WP# (IO2)	1/0	Write Protect Input (Data Input Output 2)		
vss		Ground		
SI (IO0)	1/0	Data Input (Data Input Output 0)		
SCLK	I	Serial Clock Input		
HOLD# (IO3) I/O		Hold Input (Data Input Output 3)		
VCC		Power Supply		

Note: CS# must be driven high if chip is not selected. Please don't leave CS# floating any time after power is on.

BLOCK DIAGRAM





3. MEMORY ORGANIZATION

GD25Q32C

Each device has	Each block has	Each sector has	Each page has	
4M	64/32K	4K	256	Bytes
16K	256/128	16	-	pages
1024	16/8	-	-	sectors
64/128	-	-	-	blocks

UNIFORM BLOCK SECTOR ARCHITECTURE GD25Q32C 64K Bytes Block Sector Architecture

Block	Sector	Addres	s range
	1023	3FF000H	3FFFFFH
63			
	1008	3F0000H	3F0FFFH
	1007	3EF000H	3EFFFFH
62			
	992	3E0000H	3E0FFFH
	47	02F000H	02FFFFH
2			
	32	020000H	020FFFH
	31	01F000H	01FFFFH
1			
	16	010000H	010FFFH
	15	00F000H	00FFFFH
0			
	0	000000H	000FFFH

4. DEVICE OPERATION

SPI Mode

Standard SPI

The GD25Q32C features a serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO). Both SPI bus mode 0 and 3 are supported. Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK.

Dual SPI

The GD25Q32C supports Dual SPI operation when using the "Dual Output Fast Read" (3BH), "Dual I/O Fast Read" (BBH) and "Read Manufacture ID/ Device ID Dual I/O" (92H) commands. These commands allow data to be transferred to or from the device at twice the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1.

Quad SPI

The GD25Q32C supports Quad SPI operation when using the "Quad Output Fast Read" (6BH), "Quad I/O Fast Read" (E7H), "Read Manufacture ID/ Device ID Quad I/O" (94H) and "Quad Page Program" (32H) commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3. Quad SPI commands require the non-volatile Quad Enable bit (QE) in Status Register to be set.

Hold

The HOLD# function is only available when QE=0, If QE=1, The HOLD# functions is disabled, the pin acts as dedicated data I/O pin.

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 1. Hold Condition

5. DATA PROTECTION

The GD25Q32C provide the following data protection methods:

- Write Enable (WREN) command: The WREN command is set the Write Enable Latch bit (WEL). The WEL bit will return to reset by the following situation:
 - -Power-Up
 - -Write Disable (WRDI)
 - -Write Status Register (WRSR)
 - -Page Program (PP)
 - -Sector Erase (SE) / Block Erase (BE) / Chip Erase (CE)
 - -Software reset (66H+99H)
- Software Protection Mode: The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits define the section of the memory array that can be read but not change.
- ♦ Hardware Protection Mode: WP# goes low to protect the writable bits of Status Register.
- Deep Power-Down Mode: In Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down Mode command (66H+99H).

Table 1.0 GD25Q32C Protected area size (CMP=0)

,	Status R	egister	Conten	t	Memory Content					
BP4	ВР3	BP2	BP1 BP0		Blocks	Addresses	Density	Portion		
Χ	Х	0	0	0	NONE	NONE	NONE	NONE		
0	0	0	0	1	63	3F0000H-3FFFFFH	64KB	Upper 1/64		
0	0	0	1	0	62 to 63	3E0000H-3FFFFFH	128KB	Upper 1/32		
0	0	0	1	1	60 to 63	3C0000H-3FFFFFH	256KB	Upper 1/16		
0	0	1	0	0	56 to 63	380000H-3FFFFFH	512KB	Upper 1/8		
0	0	1	0	1	48 to 63	300000H-3FFFFFH	1MB	Upper 1/4		
0	0	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2		
0	1	0	0	1	0	000000H-00FFFFH	64KB	Lower 1/64		
0	1	0	1	0	0 to 1	000000H-01FFFFH	128KB	Lower 1/32		
0	1	0	1	1	0 to 3	000000H-03FFFFH 256KB 000000H-07FFFFH 512KB		Lower 1/16		
0	1	1	0	0	0 to 7			Lower 1/8		
0	1	1	0	1	0 to 15	000000H-0FFFFFH	1MB	Lower 1/4		
0	1	1	1	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/2		
Х	Х	1	1	1	0 to 63	000000H-3FFFFFH	4MB	ALL		
1	0	0	0	1	63	3FF000H-3FFFFFH	4KB	Top Block		
1	0	0	1	0	63	3FE000H-3FFFFFH	8KB	Top Block		
1	0	0	1	1	63	3FC000H-3FFFFFH	16KB	Top Block		
1	0	1	0	Х	63	3F8000H-3FFFFFH	32KB	Top Block		
1	0	1	1	0	63	3F8000H-3FFFFFH	32KB	Top Block		
1	1	0	0	1	0	000000H-000FFFH	4KB	Bottom Block		
1	1	0	1	0	0	000000H-001FFFH	8KB	Bottom Block		
1	1	0	1	1	0	000000H-003FFFH	16KB	Bottom Block		
1	1	1	0	Х	0	000000H-007FFFH	32KB	Bottom Block		



3.3V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25Q32C

1	1	1	1	0	0	000000H-007FFFH	32KB	Bottom Block
---	---	---	---	---	---	-----------------	------	--------------

Table1.1 GD25Q32C Protected area size (CMP=1)

,	Status R	egister	Conten			Memory Conte	nt	
BP4	4 BP3 BP2 BP1 BP0		Blocks	Addresses	Density	Portion		
Х	Х	0	0	0	ALL	000000H-3FFFFFH	4MB	ALL
0	0	0	0	1	0 to 62	000000H-3EFFFFH	4032KB	Lower 63/64
0	0	0	1	0	0 to 61	000000H-3DFFFFH	3968KB	Lower 31/32
0	0	0	1	1	0 to 59	000000H-3BFFFFH	3840KB	Lower 15/16
0	0	1	0	0	0 to 55	000000H-37FFFFH	3584KB	Lower 7/8
0	0	1	0	1	0 to 47	000000H-2FFFFFH	3MB	Lower 3/4
0	0	1	1	0	0 to 31	000000H-1FFFFFH	2MB	Lower 1/2
0	1	0	0	1	1 to 63	010000H-3FFFFFH	4032KB	Upper 63/64
0	1	0	1	0	2 to 63	020000H-3FFFFFH	3968KB	Upper 31/32
0	1	0	1	1	4 to 63	040000H-3FFFFFH	3840KB	Upper 15/16
0	1	1	0	0	8 to 63	080000H-3FFFFFH	3584KB	Upper 7/8
0	1	1	0	1	16 to 63	100000H-3FFFFFH	3MB	Upper 3/4
0	1	1	1	0	32 to 63	200000H-3FFFFFH	2MB	Upper 1/2
Х	Х	1	1	1	NONE	NONE	NONE	NONE
1	0	0	0	1	0 to 63	000000H-3FEFFFH	4092KB	L-1023/1024
1	0	0	1	0	0 to 63	000000H-3FDFFFH	4088KB	L-511/512
1	0	0	1	1	0 to 63	000000H-3FBFFFH	4080KB	L-255/256
1	0	1	0	Х	0 to 63	000000H-3F7FFFH	4064KB	L-127/128
1	0	1	1	0	0 to 63	000000H-3F7FFFH	4064KB	L-127/128
1	1	0	0	1	0 to 63	001000H-3FFFFFH	4092KB	U-1023/1024
1	1	0	1	0	0 to 63	002000H-3FFFFFH	4088KB	U-511/512
1	1	0	1	1	0 to 63	004000H-3FFFFFH	4080KB	U-255/256
1	1	1	0	Х	0 to 63	008000H-3FFFFFH	4064KB	U-127/128
1	1	1	1	0	0 to 63	008000H-3FFFFFH	4064KB	U-127/128

6. STATUS REGISTER

S23	S22	S21	S20	S19	S18	S17	S16
Reserved	DRV1	DRV0	HPF	Reserved	Reserved	Reserved	Reserved
S15	S14	S13	S12	S11	S10	S9	S8
SUS1	СМР	LB3	LB2	LB1	SUS2	QE	SRP1
S 7	S6	S 5	S4	S3	S2	S1	S0
SRP0	BP4	BP3	BP2	BP1	BP0	WEL	WIP

The status and control bits of the Status Register are as follows:

WIP bit.

The Write in Progress (WIP) bit indicates whether the memory is busy in program/erase/write status register progress. When WIP bit sets to 1, means the device is busy in program/erase/write status register progress, when WIP bit sets 0, means the device is not in program/erase/write status register progress.

WEL bit.

The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase command is accepted.

BP4, BP3, BP2, BP1, BP0 bits.

The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase commands. These bits are written with the Write Status Register (WRSR) command. When the Block Protect (BP4, BP3, BP2, BP1, BP0) bits are set to 1, the relevant memory area (as defined in Table1).becomes protected against Page Program (PP), Sector Erase (SE) and Block Erase (BE) commands. The Block Protect (BP4, BP3, BP2, BP1, and BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) command is executed, if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1.

SRP1, SRP0 bits.

The Status Register Protect (SRP1 and SRP0) bits are non-volatile Read/Write bits in the status register. The SRP bits control the method of write protection: software protection, hardware protection, power supply lock-down or one time programmable protection.

SRP1	SRP0	#WP Status Register Description					
	0	Х	Software Protected	The Status Register can be written to after a Write Enable			
U	0	^	Software Protected	command, WEL=1.(Default)			
•	1	0	Hardware Protected	WP#=0, the Status Register locked and cannot be written			
U	1	0	Tialdware Flotected	to.			
0	1	4	Hardwara Unprotected	WP#=1, the Status Register is unlocked and can be written			
0	I	1	Hardware Unprotected	to after a Write Enable command, WEL=1.			



3.3V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25Q32C

1	0	X	Power Supply Lock- Down ⁽¹⁾⁽²⁾	Status Register is protected and cannot be written to again until the next Power-Down, Power-Up cycle.
1	1	X	One Time Program ⁽²⁾	Status Register is permanently protected and cannot be written to.

NOTE:

- 1. When SRP1, SRP0= (1, 0), a Power-Down, Power-Up cycle will change SRP1, SRP0 to (0, 0) state.
- 2. This feature is available on special order. (GD25Q32CxxSx) Please contact GigaDevice for details.

QE bit.

The Quad Enable (QE) bit is a non-volatile Read/Write bit in the Status Register that allows Quad operation. When the QE bit is set to 0 (Default) the WP# pin and HOLD# pin are enable. When the QE pin is set to 1, the Quad IO2 and IO3 pins are enabled. (It is best to set the QE bit to 0 to avoid short issues if the WP# or HOLD# pin is tied directly to the power supply or ground).

LB3, LB2, LB1 bits.

The LB3, LB2, LB1 bits are non-volatile One Time Program (OTP) bits in Status Register (S13-S11) that provide the write protect control and status to the Security Registers. The default state of LB3-LB1 are 0, the security registers are unlocked. The LB3-LB1 bits can be set to 1 individually using the Write Register instruction. The LB3-LB1 bits are One Time Programmable, once they are set to 1, the Security Registers will become read-only permanently.

CMP bit

The CMP bit is a non-volatile Read/Write bit in the Status Register (S14). It is used in conjunction with the BP4-BP0 bits to provide more flexibility for the array protection. Please see the Status registers Memory Protection table for details. The default setting is CMP=0.

SUS1, SUS2 bits

The SUS1 and SUS2 bit are read only bit in the status register (S15 and S10) that are set to 1 after executing an Program/Erase Suspend (75H) command (The Erase Suspend will set the SUS1 to 1, and the Program Suspend will set the SUS2 to 1). The SUS1 and SUS2 bit are cleared to 0 by Program/Erase Resume (7AH) command as well as a power-down, power-up cycle.

HPF bit

The High Performance Flag (HPF) bit indicates the status of High Performance Mode (HPM). When HPF bit sets to 1, it means the device is in High Performance Mode, when HPF bit sets 0 (default), it means the device is not in High Performance Mode.

DRV1, DRV0 bits

The DRV1&DRV0 bits are used to determine the output driver strength for the Read operations.

DRV1, DRV0	Driver Strength
00	100%
01	75% (default)
10	50%
11	25%

7. COMMANDS DESCRIPTION

All commands, addresses and data are shifted in and out of the device, beginning with the most significant bit on the first rising edge of SCLK after CS# is driven low. Then, the one-Byte command code must be shifted in to the device, most significant bit first on SI, each bit being latched on the rising edges of SCLK.

See Table2, every command sequence starts with a one-Byte command code. Depending on the command, this might be followed by address Bytes, or by data Bytes, or by both or none. CS# must be driven high after the last bit of the command sequence has been shifted in. For the commands of Read, Fast Read, Read Status Register or Release from Deep Power-Down, and Read Device ID, the shifted-in command sequence is followed by a data-out sequence. All read instruction can be completed after any bit of the data-out sequence is being shifted out, and then CS# must be driven high to return to deselected status.

For the commands of Page Program, Sector Erase, Block Erase, Chip Erase, Write Status Register, Write Enable, Write Disable or Deep Power-Down command, CS# must be driven high exactly at a Byte boundary, otherwise the command is rejected, and is not executed. That means CS# must be driven high when the number of clock pulses after CS# being driven low is an exact multiple of eight. For Page Program, if CS# is driven high at any time the input Byte is not a full Byte, nothing will happen and WEL will not be reset.

Table2. Commands (Standard/Dual/Quad SPI)

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Write Enable	06H						
Write Disable	04H						
Volatile SR	50H						
Write Enable							
Read Status Register- 1	05H	(S7-S0)					(continuous)
Read Status Register- 2	35H	(S15-S8)					(continuous)
Read Status Register- 3	15H	(S23-S16)					(continuous)
Write Status Register-1	01H	S7-S0					
Write Status Register-2	31H	S15-S8					
Write Status Register-3	11H	S23-S16					
Read Data	03H	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next Byte)	(continuous)
Fast Read	0BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Dual Output Fast Read	3BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽¹⁾	(continuous)
Dual I/O	BBH	A23-A8 ⁽²⁾	A7-A0	(D7-D0) ⁽¹⁾	(Next	(Next	(continuous)
Fast Read			M7-M0 ⁽²⁾		Byte)	Byte)	
Quad Output Fast Read	6BH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0) ⁽³⁾	(continuous)
Quad I/O Fast Read	EBH	A23-A0 M7-M0 ⁽⁴⁾	dummy ⁽⁵⁾	(D7-D0) ⁽³⁾	(Next Byte)	(Next Byte)	(continuous)
Quad I/O Word Fast Read ⁽⁷⁾	E7H	A23-A0 M7-M0 ⁽⁴⁾	dummy ⁽⁶⁾	(D7-D0) ⁽³⁾	(Next Byte)	(Next Byte)	(continuous)
Page Program	02H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	continuous
Quad Page Program	32H	A23-A16	A15-A8	A7-A0	D7-D0 ⁽³⁾	Next Byte	continuous
Fast Page Program	F2H	A23-A16	A15-A8	A7-A0	D7-D0	Next Byte	continuous
Sector Erase	20H	A23-A16	A15-A8	A7-A0			
Block Erase(32K)	52H	A23-A16	A15-A8	A7-A0			
Block Erase(64K)	D8H	A23-A16	A15-A8	A7-A0			



3.3V Uniform Sector

GigaDevice Dual and Quad Serial Flash

GD25Q32C

	U	70.0.0.	101 1 10011				
Chip Erase	C7/60 H						
Enable Reset	66H						
Reset	99H						
Set Burst with Wrap	77H	dummy ⁽⁹⁾ W7-W0					
Program/Erase Suspend	75H						
Program/Erase Resume	7AH						
Release From Deep Power-Down, And Read Device ID	ABH	dummy	dummy	dummy	(DID7- DID0)		(continuous)
Release From Deep Power-Down	ABH						
Deep Power-Down	В9Н						
Manufacturer/ Device ID	90H	00H	00H	00H	(MID7- MID0)	(DID7- DID0)	(continuous)
Manufacturer/ Device ID by Dual I/O	92H	A23-A8	A7-A0, M7-M0	(MID7- MID0) (DID7- DID0)			(continuous)
Manufacturer/ Device ID by Quad I/O	94H	A23-A0, M7-M0	dummy (10) (MID7- MID0) (DID7- DID0)				(continuous)
Read Identification	9FH	(MID7- MID0)	(JDID15- JDID8)	(JDID7- JDID0)			(continuous)
Read Unique ID	4BH	00H	00H	00H	dummy	(UID7- UID0)	(continuous)
High Performance Mode	АЗН	dummy	dummy	dummy			
Read Serial Flash Discoverable Parameter	5AH	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)
Erase Security Registers ⁽⁸⁾	44H	A23-A16	A15-A8	A7-A0			
Program Security Registers ⁽⁸⁾	42H	A23-A16	A15-A8	A7-A0	D7-D0	D7-D0	continuous
Read Security Registers ⁽⁸⁾	48H	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(continuous)

NOTE:

1. Dual Output data

IO0 = (D6, D4, D2, D0)

IO1 = (D7, D5, D3, D1)

2. Dual Input Address

IO0 = A22, A20, A18, A16, A14, A12, A10, A8 A6, A4, A2, A0, M6, M4, M2, M0

IO1 = A23, A21, A19, A17, A15, A13, A11, A9 A7, A5, A3, A1, M7, M5, M3, M1

3. Quad Output Data

IO0 = (D4, D0,)

IO1 = (D5, D1,)

IO2 = (D6, D2,)

IO3 = (D7, D3,....)

4. Quad Input Address

IO0 = A20, A16, A12, A8, A4, A0, M4, M0

IO1 = A21, A17, A13, A9, A5, A1, M5, M1

IO2 = A22, A18, A14, A10, A6, A2, M6, M2

IO3 = A23, A19, A15, A11, A7, A3, M7, M3

5. Fast Read Quad I/O Data

IO0 = (x, x, x, x, D4, D0,...)

IO1 = (x, x, x, x, D5, D1,...)

IO2 = (x, x, x, x, D6, D2,...)

IO3 = (x, x, x, x, D7, D3,...)

6. Fast Word Read Quad I/O Data

IO0 = (x, x, D4, D0,...)

IO1 = (x, x, D5, D1,...)

IO2 = (x, x, D6, D2,...)

IO3 = (x, x, D7, D3,...)

- 7. Fast Word Read Quad I/O Data: the lowest address bit must be 0.
- 8. Security Registers Address:

Security Register1: A23-A16=00H, A15-A10=000100b, A9-A0=Byte Address;

Security Register2: A23-A16=00H, A15-A10=001000b, A9-A0=Byte Address;

Security Register3: A23-A16=00H, A15-A10=001100b, A9-A0=Byte Address.

9. Dummy bits and Wrap Bits

100 = (x, x, x, x, x, x, W4,x)

IO1 = (x, x, x, x, x, x, W5, x)

IO2 = (x, x, x, x, x, x, W6, x)

103 = (x, x, x, x, x, x, x, x)

10. Address, Continuous Read Mode bits, Dummy bits, Manufacture ID and Device ID

IO0 = (A20, A16, A12, A8, A4, A0, M4, M0, x, x, x, x, MID4, MID0, DID4, DID0, ...)

IO1 = (A21, A17, A13, A9, A5, A1, M5, M1, x, x, x, x, MID5, MID1, DID5, DID1, ...)

IO2 = (A22, A18, A14, A10, A6, A2, M6, M2, x, x, x, x, MID6, MID2, DID6, DID2, ...)

IO3 = (A23, A19, A15, A11, A7, A3, M7, M3, x, x, x, x, MID7, MID3, DID7, DID3, ...)

Table of ID Definitions:


GD25Q32C

Operation Code	MID7-MID0	ID15-ID8	ID7-ID0
9FH	C8	40	16
90H/92H/94H	C8		15
ABH			15

7.1. Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR) and Erase/Program Security Registers command. The Write Enable (WREN) command sequence: CS# goes low → sending the Write Enable command → CS# goes high.


Figure 2. Write Enable Sequence Diagram



7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence: CS# goes low →Sending the Write Disable command →CS# goes high. The WEL bit is reset by following condition: Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase, Erase/Program Security Registers and Reset commands.


Figure 3. Write Disable Sequence Diagram



7.3. Write Enable for Volatile Status Register (50H)

The non-volatile Status Register bits can also be written to as volatile bits. This gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. The Write Enable for Volatile Status Register command must be issued prior to a Write Status Register command, and any other commands cannot be inserted between them. Otherwise, Write Enable for Volatile Status Register will be cleared. The Write Enable for Volatile Status Register command will not set the Write Enable Latch bit, it is only valid for the Write Status Register command to change the volatile Status Register bit values.

Figure 4. Write Enable for Volatile Status Register Sequence Diagram



7.4. Read Status Register (RDSR) (05H or 35H or 15H)

The Read Status Register (RDSR) command is for reading the Status Register. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write in Progress (WIP) bit before sending a new command to the device. It is also possible to read the Status Register continuously. For command code "05H" / "35H" / "15H", the SO will output Status Register bits S7~S0 / S15-S8 / S23-16.

Figure 5. Read Status Register Sequence Diagram

7.5. Write Status Register (WRSR) (01H or 31H or 11H)

The Write Status Register (WRSR) command allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) command must previously have been executed. After the Write Enable (WREN) command has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) command has no effect on S23, S20, S19, S18, S17, S16, S15, S10, S1 and S0 of the Status Register. CS# must be driven high after the eighth of the data Byte has been latched in. If not, the Write Status Register (WRSR) command is not executed. As soon as CS# is driven high, the self-timed Write Status Register cycle (whose duration is tw) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) command allows the user to change the values of the Block Protect (BP4, BP3, BP1, and BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table1. The Write Status Register (WRSR) command also allows the user to set or reset the Status Register Protect (SRP1 and SRP0) bits in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP1 and SRP0) bits and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode. The Write Status Register (WRSR) command is not executed once the Hardware Protected Mode is entered.

CS#

SCLK

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Command

Command

Status Register in

O1H/31H/11H

TO 6 5 4 3 2 1 0

MSB High-Z

Figure 6. Write Status Register Sequence Diagram

7.6. Read Data Bytes (READ) (03H)

The Read Data Bytes (READ) command is followed by a 3-Byte address (A23-A0), and each bit is latched-in on the rising edge of SCLK. Then the memory content at that address is shifted out on SO, and each bit being shifted out, at a Max frequency f_R, during the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) command. Any Read Data Bytes (READ) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 7. Read Data Bytes Sequence Diagram

7.7. Read Data Bytes at Higher Speed (Fast Read) (0BH)

The Read Data Bytes at Higher Speed (Fast Read) command is for quickly reading data out. It is followed by a 3-Byte address (A23-A0) and a dummy Byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first Byte address can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 8. Read Data Bytes at Higher Speed Sequence Diagram

7.8. Dual Output Fast Read (3BH)

The Dual Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 9. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

CS#

O 1 2 3 4 5 6 7 8 9 10 28 29 30 31

SCLK

Command

24-bit address

SI

Bit School School

Figure 9. Dual Output Fast Read Sequence Diagram

7.9. Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-Byte address (A23-A0) and a dummy Byte, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1 and IO0. The command sequence is shown in followed Figure 10. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.




Figure 10. Quad Output Fast Read Sequence Diagram

7.10. Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte 2-bit per clock by SI and SO, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command sequence is shown in followed Figure 11. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out.

Dual I/O Fast Read with "Continuous Read Mode"

The Dual I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-4) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The command sequence is shown in followed Figure12. If the "Continuous Read Mode" bits (M5-4) do not equal (1, 0), the next command requires the first BBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.

Figure 11. Dual I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))





Figure 12. Dual I/O Fast Read Sequence Diagram (M5-4= (1, 0))



7.11. Quad I/O Fast Read (EBH)

The Quad I/O Fast Read command is similar to the Dual I/O Fast Read command but with the capability to input the 3-Byte address (A23-0) and a "Continuous Read Mode" Byte and 4-dummy clock 4-bit per clock by IO0, IO1, IO2, IO3, each bit being latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO0, IO1, IO2, IO3. The command sequence is shown in followed Figure 13. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Fast read command.

Quad I/O Fast Read with "Continuous Read Mode"

The Quad I/O Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Fast Read command (after CS# is raised and then lowered) does not require the EBH command code. The command sequence is shown in followed Figure 14. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first EBH command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.





Figure 13. Quad I/O Fast Read Sequence Diagram (M5-4≠ (1, 0))

Figure 14. Quad I/O Fast Read Sequence Diagram (M5-4= (1, 0))



Quad I/O Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to EBH. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following EBH commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.12. Quad I/O Word Fast Read (E7H)

The Quad I/O Word Fast Read command is similar to the Quad I/O Fast Read command except that the lowest address bit (A0) must equal 0 and only 2-dummy clock. The command sequence is shown in followed Figure 15. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. The Quad Enable bit (QE) of Status Register (S9) must be set to enable for the Quad I/O Word Fast read command.

Quad I/O Word Fast Read with "Continuous Read Mode"

The Quad I/O Word Fast Read command can further reduce command overhead through setting the "Continuous Read Mode" bits (M7-0) after the input 3-Byte address (A23-A0). If the "Continuous Read Mode" bits (M5-4) = (1, 0), then the next Quad I/O Word Fast Read command (after CS# is raised and then lowered) does not require the E7H command code. The command sequence is shown in followed Figure 16. If the "Continuous Read Mode" bits (M5-4) do not equal to (1, 0), the next command requires the first E7H command code, thus returning to normal operation. A "Continuous Read Mode" Reset command can be used to reset (M5-4) before issuing normal command.




Figure 15. Quad I/O Word Fast Read Sequence Diagram (M5-4≠ (1, 0))

GD25Q32C




Figure 16. Quad I/O Word Fast Read Sequence Diagram (M5-4= (1, 0))

Quad I/O Word Fast Read with "8/16/32/64-Byte Wrap Around" in Standard SPI mode

The Quad I/O Word Fast Read command can be used to access a specific portion within a page by issuing "Set Burst with Wrap" (77H) commands prior to E7H. The "Set Burst with Wrap" (77H) command can either enable or disable the "Wrap Around" feature for the following E7H commands. When "Wrap Around" is enabled, the data being accessed can be limited to either an 8/16/32/64-Byte section of a 256-Byte page. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 8/16/32/64-Byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate the command.

The Burst with Wrap feature allows applications that use cache to quickly fetch a critical address and then fill the cache afterwards within a fixed length (8/16/32/64-Byte) of data without issuing multiple read commands. The "Set Burst with Wrap" command allows three "Wrap Bits" W6-W4 to be set. The W4 bit is used to enable or disable the "Wrap Around" operation while W6-W5 is used to specify the length of the wrap around section within a page.

7.13. Set Burst with Wrap (77H)

The Set Burst with Wrap command is used in conjunction with "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command to access a fixed length of 8/16/32/64-Byte section within a 256-Byte page.

The Set Burst with Wrap command sequence: CS# goes low \rightarrow Send Set Burst with Wrap command \rightarrow Send 24 dummy bits \rightarrow Send 8 bits "Wrap bits" \rightarrow CS# goes high.

W6,W5	W	4=0	W4=1 (default)		
	Wrap Around	Wrap Length	Wrap Around	Wrap Length	
0, 0	Yes	8-Byte	No	N/A	
0, 1	Yes	16-Byte	No	N/A	
1, 0	Yes	32-Byte	No	N/A	
1, 1	Yes	64-Byte	No	N/A	

If the W6-W4 bits are set by the Set Burst with Wrap command, all the following "Quad I/O Fast Read" and "Quad I/O Word Fast Read" command will use the W6-W4 setting to access the 8/16/32/64-Byte section within any page. To exit the "Wrap Around" function and return to normal read operation, another Set Burst with Wrap command should be issued to set W4=1.

Figure 17. Set Burst with Wrap Sequence Diagram

7.14. Page Program (PP) (02H)

The Page Program (PP) command is for programming the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Page Program (PP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence. The Page Program command sequence: CS# goes low → sending Page Program command → 3-Byte address on SI → at least 1 Byte data on SI → CS# goes high. The command sequence is shown in Figure 18. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is t_{PP}) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 18. Page Program Sequence Diagram

7.15. Quad Page Program (32H)

The Quad Page Program command is for programming the memory using four pins: IO0, IO1, IO2, and IO3. To use Quad Page Program the Quad enable in status register Bit9 must be set (QE=1). A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command. The quad Page Program command is entered by driving CS# Low, followed by the command code (32H), three address Bytes and at least one data Byte on IO pins.

The command sequence is shown in Figure 19. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Quad Page Program (PP) command is not executed.

As soon as CS# is driven high, the self-timed Quad Page Program cycle (whose duration is tpp) is initiated. While the Quad Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Quad Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Quad Page Program command applied to a page which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) is not executed.




Figure 19. Quad Page Program Sequence Diagram

7.16. Fast Page Program (FPP) (F2H)

The Fast Page Program (FPP) command is used to program the memory. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Page Program command.

The Fast Page Program (FPP) command is entered by driving CS# Low, followed by the command code, three address Bytes and at least one data Byte on SI. If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). CS# must be driven low for the entire duration of the sequence.

The Page Program command sequence: CS# goes low \rightarrow sending Page Program command \rightarrow 3-Byte address on SI \rightarrow at least 1 Byte data on SI \rightarrow CS# goes high.

The command sequence is shown in Figure 20. If more than 256 Bytes are sent to the device, previously latched data are discarded and the last 256 data Bytes are guaranteed to be programmed correctly within the same page. If less than 256 data Bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other Bytes of the same page. CS# must be driven high after the eighth bit of the last data Byte has been latched in; otherwise the Fast Page Program (FPP) command is not executed.

As soon as CS# is driven high, the self-timed Page Program cycle (whose duration is tpp) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Fast Page Program (FPP) command is not executed when it is applied to a page protected by the Block Protect (BP4, BP3, BP2, BP1, BP0).




Figure 20. Fast Page Program Sequence Diagram

7.17. Sector Erase (SE) (20H)

The Sector Erase (SE) command is used to erase all the data of the chosen sector. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The Sector Erase (SE) command is entered by driving CS# low, followed by the command code, and 3-address Byte on SI. Any address inside the sector is a valid address for the Sector Erase (SE) command. CS# must be driven low for the entire duration of the sequence.

The Sector Erase command sequence: CS# goes low \rightarrow sending Sector Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 21. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Sector Erase (SE) command is not executed. As soon as CS# is driven high, the self-timed Sector Erase cycle (whose duration is t_{SE}) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A Sector Erase (SE) command applied to a sector which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bit (see Table1&1a) is not executed.

SCLK 0 1 2 3 4 5 6 7 8 9 29 30 31

SCLK Command 24 Bits Address MSB

Figure 21. Sector Erase Sequence Diagram

7.18. 32KB Block Erase (BE) (52H)

The 32KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 32KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 32KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 32KB Block Erase command sequence: CS# goes low \rightarrow sending 32KB Block Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 22. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 32KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 32KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.




Figure 22. 32KB Block Erase Sequence Diagram

7.19. 64KB Block Erase (BE) (D8H)

The 64KB Block Erase (BE) command is used to erase all the data of the chosen block. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit. The 64KB Block Erase (BE) command is entered by driving CS# low, followed by the command code, and three address Bytes on SI. Any address inside the block is a valid address for the 64KB Block Erase (BE) command. CS# must be driven low for the entire duration of the sequence.

The 64KB Block Erase command sequence: CS# goes low \rightarrow sending 64KB Block Erase command \rightarrow 3-Byte address on SI \rightarrow CS# goes high. The command sequence is shown in Figure 23. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the 64KB Block Erase (BE) command is not executed. As soon as CS# is driven high, the self-timed Block Erase cycle (whose duration is t_{BE}) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. A 64KB Block Erase (BE) command applied to a block which is protected by the Block Protect (BP4, BP3, BP2, BP1, and BP0) bits (see Table1&1a) is not executed.

Figure 23. 64KB Block Erase Sequence Diagram

7.20. Chip Erase (CE) (60/C7H)

The Chip Erase (CE) command is used to erase all the data of the chip. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit .The Chip Erase (CE) command is entered by driving CS# Low, followed by the command code on Serial Data Input (SI). CS# must be driven Low for the entire duration of the sequence.

The Chip Erase command sequence: CS# goes low \rightarrow sending Chip Erase command \rightarrow CS# goes high. The command sequence is shown in Figure 24. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Chip Erase command is not executed. As soon as CS# is driven high, the self-timed Chip Erase cycle (whose duration is t_{CE}) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Chip Erase (CE) command is executed if the Block Protect (BP2, BP1, and BP0) bits are 0 and CMP=0 or the Block Protect (BP2, BP1, and BP0) bits are 1 and CMP=1. The Chip Erase (CE) command is ignored if one or more sectors are protected.




Figure 24. Chip Erase Sequence Diagram

7.21. Deep Power-Down (DP) (B9H)

Executing the Deep Power-Down (DP) command is the only way to put the device in the lowest consumption mode (the Deep Power-Down Mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase commands. Driving CS# high deselects the device, and puts the device in the Standby Mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-Down Mode. The Deep Power-Down Mode can only be entered by executing the Deep Power-Down (DP) command. Once the device has entered the Deep Power-Down Mode, all commands are ignored except the Release from Deep Power-Down and Read Device ID (RDI) (ABH) or Enable Reset (66H) and Reset (99H) commands. These commands can release the device from this mode. The Release from Deep Power-Down and Read Device ID (RDI) command releases the device from deep power down mode, also allows the Device ID of the device to be output on SO.

The Deep Power-Down Mode automatically stops at Power-Down, and the device is in in the Standby Mode after Power-Up. The Deep Power-Down (DP) command is entered by driving CS# low, followed by the command code on SI. CS# must be driven low for the entire duration of the sequence.

The Deep Power-Down command sequence: CS# goes low \rightarrow sending Deep Power-Down command \rightarrow CS# goes high. The command sequence is shown in Figure 25. CS# must be driven high after the eighth bit of the command code has been latched in; otherwise the Deep Power-Down (DP) command is not executed. As soon as CS# is driven high, it requires a delay of t_{DP} before the supply current is reduced to t_{CC2} and the Deep Power-Down Mode is entered. Any Deep Power-Down (DP) command, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 25. Deep Power-Down Sequence Diagram

GD25Q32C

7.22. Release from Deep Power-Down or High Performance Mode and Read Device ID (RDI) (ABH)

The Release from Power-Down or High Performance Mode / Device ID command is a multi-purpose command. It can be used to release the device from the Power-Down state or High Performance Mode or obtain the devices electronic identification (ID) number.

To release the device from the Power-Down state or High Performance Mode, the command is issued by driving the CS# pin low, shifting the instruction code "ABH" and driving CS# high as shown in Figure 26. Release from Power-Down will take the time duration of tRES1 (See AC Characteristics) before the device will resume normal operation and other command are accepted. The CS# pin must remain high during the t_{RES1} time duration.

When used only to obtain the Device ID while not in the Power-Down state, the command is initiated by driving the CS# pin low and shifting the instruction code "ABH" followed by 3-dummy Byte. The Device ID bits are then shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure27. The Device ID value for the GD25Q32C is listed in Manufacturer and Device Identification table. The Device ID can be read continuously. The command is completed by driving CS# high.

When used to release the device from the Power-Down state and obtain the Device ID, the command is the same as previously described, and shown in Figure27, except that after CS# is driven high it must remain high for a time duration of t_{RES2} (See AC Characteristics). After this time duration the device will resume normal operation and other command will be accepted. If the Release from Power-Down / Device ID command is issued while an Erase, Program or Write cycle is in process (when WIP equal 1) the command is ignored and will not have any effects on the current cycle.

Figure 26. Release Power-Down Sequence or High Performance Mode Sequence Diagram





Figure 27. Release Power-Down/Read Device ID Sequence Diagram



7.23. Read Manufacture ID/ Device ID (REMS) (90H)

The Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID.

The command is initiated by driving the CS# pin low and shifting the command code "90H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 28.

CS# 28 29 30 31 0 2 3 4 5 6 8 9 10 SCLK Command 24-bit address SI 90H High-Z SO 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** SI

MSB

Manufacturer ID

SO

MSB

Device ID


Figure 28. Read Manufacture ID/ Device ID Sequence Diagram

7.24. Dual I/O Read Manufacture ID/ Device ID (92H)

The Dual I/O Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by dual I/O.

The command is initiated by driving the CS# pin low and shifting the command code "92H" followed by a 24-bit address (A23-A0) of 000000H. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 29.

Figure 29. Dual I/O Read Manufacture ID/ Device ID Sequence Diagram



HOLD#(IO3)

DID

MFR ID

Repeat Repeat Repeat

DID

7.25. Quad I/O Read Manufacture ID/ Device ID (94H)

The Quad I/O Read Manufacturer/Device ID command is an alternative to the Release from Power-Down / Device ID command that provides both the JEDEC assigned Manufacturer ID and the specific Device ID by quad I/O.

The command is initiated by driving the CS# pin low and shifting the command code "94H" followed by a 24-bit address (A23-A0) of 000000H, and 4 dummy clocks. After which, the Manufacturer ID and the Device ID are shifted out on the falling edge of SCLK with most significant bit (MSB) first as shown in Figure 30.

CS# 10 11 12 13 14 15 16 17 18 19 20 21 **SCLK** Command SI(IO0) 94H SO(IO1) WP#(IO2) HOLD#(IO3). Dummy MFR ID CS# 24 25 26 27 28 29 30 31 **SCLK** SI(IO0) SO(IO1) WP#(IO2)

Figure 30. Quad I/O Read Manufacture ID/ Device ID Sequence Diagram

7.26. Read Identification (RDID) (9FH)

The Read Identification (RDID) command allows the 8-bit manufacturer identification to be read, followed by two Bytes of device identification. The device identification indicates the memory type in the first Byte, and the memory capacity of the device in the second Byte. The Read Identification (RDID) command while an Erase or Program cycle is in progress is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) command should not be issued while the device is in Deep Power-Down Mode.

The device is first selected by driving CS# low. Then, the 8-bit command code for the command is shifted in. This is followed by the 24-bit device identification, stored in the memory. Each bit is shifted out on the falling edge of Serial Clock. The command sequence is shown in Figure 31. The Read Identification (RDID) command is terminated by driving CS# high at any time during data output. When CS# is driven high, the device is in the Standby Mode. Once in the Standby Mode, the device waits to be selected, so that it can receive, decode and execute commands.




Figure 31. Read Identification ID Sequence Diagram

7.27. High Performance Mode (HPM) (A3H)

The High Performance Mode (HPM) command must be executed prior to Dual or Quad I/O commands when operating at high frequencies (see f_R and f_{C2} in AC Electrical Characteristics). This command allows pre-charging of internal charge pumps so the voltages required for accessing the flash memory array are readily available. The command sequence: CS# goes $low \rightarrow Sending$ A3H command $\rightarrow Sending$ 3-dummy Byte $\rightarrow CS#$ goes high. See Figure32. After the HPM command is executed, HPF bit of status register will be set to 1, the device will maintain a slightly higher standby current (Icc9) than standard SPI operation. The Release from Power-Down or HPM command (ABH) can be used to return to standard SPI standby current (Icc1). In addition, Power-Down command (B9H) will also release the device from HPM mode back to standard SPI Deep Power-Down state.

Figure 32. High Performance Mode Sequence Diagram


7.28. Read Unique ID (4BH)

The Read Unique ID command accesses a factory-set read-only 128bit number that is unique to each device. The Unique ID can be used in conjunction with user software methods to help prevent copying or cloning of a system.

The Read Unique ID command sequence: CS# goes low → sending Read Unique ID command → 3-Byte Address (000000H) →Dummy Byte→128bit Unique ID Out →CS# goes high.

Figure 33. Read Unique ID Sequence Diagram (ADS=0)

CS# 0 2 3 5 6 8 9 28 29 30 31 **SCLK**



7.29. Program/Erase Suspend (PES) (75H)

The Program/Erase Suspend command "75H", allows the system to interrupt a page program or sector/block erase operation and then read data from any other sector or block. The Write Status Register command (01H/31H/11H) and Erase/Program Security Registers command (44H,42H) and Erase commands (20H, 52H, D8H, C7H, 60H) and Page Program command (02H / 32H) are not allowed during Program suspend. The Write Status Register command (01H/31H/11H) and Erase Security Registers command (44H) and Erase commands (20H, 52H, D8H, C7H, 60H) are not allowed during Erase suspend. Program/Erase Suspend is valid only during the page program or sector/block erase operation. A maximum of time of "tsus" (See AC Characteristics) is required to suspend the program/erase operation.

The Program/Erase Suspend command will be accepted by the device only if the SUS2/SUS1 bit in the Status Register equal to 0 and WIP bit equal to 1 while a Page Program or a Sector or Block Erase operation is on-going. If the SUS2/SUS1 bit equal to 1 or WIP bit equal to 0, the Suspend command will be ignored by the device. The WIP bit will be cleared from 1 to 0 within "tsus" and the SUS2/SUS1 bit will be set from 0 to 1 immediately after Program/Erase Suspend. A power-off during the suspend period will reset the device and release the suspend state. The command sequence is show below.




Figure 34. Program/Erase Suspend Sequence Diagram

7.30. Program/Erase Resume (PER) (7AH)

The Program/Erase Resume command must be written to resume the program or sector/block erase operation after a Program/Erase Suspend command. The Program/Erase Resume command will be accepted by the device only if the SUS2/SUS1 bit equal to 1 and the WIP bit equal to 0. After issued the SUS2/SUS1 bit in the status register will be cleared from 1 to 0 immediately, the WIP bit will be set from 0 to 1 within 200ns and the Sector or Block will complete the erase operation or the page will complete the program operation. The Program/Erase Resume command will be ignored unless a Program/Erase Suspend is active. The command sequence is show in Figure 35.




Figure 35. Program/Erase Resume Sequence Diagram

7.31. Erase Security Registers (44H)


The GD25Q32C provides three 1024-Byte Security Registers which can be erased and programmed individually. These registers may be used by the system manufacturers to store security and other important information separately from the main memory array.

The Erase Security Registers command is similar to Sector/Block Erase command. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit.

The Erase Security Registers command sequence: CS# goes low → sending Erase Security Registers command →3-Byte address on SI → CS# goes high. The command sequence is shown in Figure 36. CS# must be driven high after the eighth bit of the last address Byte has been latched in; otherwise the Erase Security Registers command is not executed. As soon as CS# is driven high, the self-timed Erase Security Registers cycle (whose duration is tsE) is initiated. While the Erase Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset. The Security Registers Lock Bit (LB3-1) in the Status Register can be used to OTP protect the security registers. Once the LB bit is set to 1, the Security Registers will be permanently locked; the Erase Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address

Figure 36. Erase Security Registers command Sequence Diagram




7.32. Program Security Registers (42H)

The Program Security Registers command is similar to the Page Program command. Each security register contains four pages content. A Write Enable (WREN) command must previously have been executed to set the Write Enable Latch (WEL) bit before sending the Program Security Registers command. The Program Security Registers command is entered by driving CS# Low, followed by the command code (42H), three address Bytes and at least one data Byte on SI. As soon as CS# is driven high, the self-timed Program Security Registers cycle (whose duration is tpp) is initiated. While the Program Security Registers cycle is in progress, the Status Register may be read to check the value of the Write in Progress (WIP) bit. The Write in Progress (WIP) bit is 1 during the self-timed Program Security Registers cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

If the Security Registers Lock Bit (LB3-1) is set to 1, the Security Registers will be permanently locked. Program Security Registers command will be ignored.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address

Figure 37. Program Security Registers command Sequence Diagram




7.33. Read Security Registers (48H)

The Read Security Registers command is similar to Fast Read command. The command i is followed by a 3-Byte address (A23-A0) and a dummy Byte, each bit being latched-in during the rising edge of SCLK. Then the memory content, at that address, is shifted out on SO, each bit being shifted out, at a Max frequency fc, during the falling edge of SCLK. The first Byte addressed can be at any location. The address is automatically incremented to the next higher address after each Byte of data is shifted out. Once the A9-A0 address reaches the last Byte of the register (Byte 3FFH), it will reset to 000H, the command is completed by driving CS# high.

Address	A23-16	A15-12	A11-10	A9-0
Security Register #1	00H	0001	0 0	Byte Address
Security Register #2	00H	0010	0 0	Byte Address
Security Register #3	00H	0011	0 0	Byte Address

Figure 38. Read Security Registers command Sequence Diagram



7.34. Enable Reset (66H) and Reset (99H)

If the Reset command is accepted, any on-going internal operation will be terminated and the device will return to its default power-on state and lose all the current volatile settings, such as Volatile Status Register bits, Write Enable Latch status (WEL), Program/Erase Suspend status, Read Parameter setting (P7-P0), Continuous Read Mode bit setting (M7-M0) and Wrap Bit Setting (W6-W4).

The "Enable Reset (66H)" and "Reset (99H)" command sequence as follow: CS# goes low \rightarrow Sending Enable Reset command \rightarrow CS# goes high \rightarrow CS# goes low \rightarrow Sending Reset command \rightarrow CS# goes high. Once the Reset command is accepted by the device, the device will take approximately t_{RST} / t_{RST_E} to reset. During this period, no command will be accepted. Data corruption may happen if there is an on-going or suspended internal Erase or Program operation when Reset command sequence is accepted by the device. It is recommended to check the WIP bit and the SUS bit in Status Register before issuing the Reset command sequence.

CS# 2 3 2 3 4 5 5 6 SCLK Command Command SI 66H 99H SO

Figure 39. Enable Reset and Reset command Sequence Diagram

7.35. Read Serial Flash Discoverable Parameter (5AH)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI. SFDP is a standard of JEDEC Standard No.216.




Figure 40. Read Serial Flash Discoverable Parameter command Sequence Diagram

Table3. Signature and Parameter Identification Data Values

Description	Comment	Add(H)	DW Add	Data	Data
		(Byte)	(Bit)		
SFDP Signature	Fixed:50444653H	00H	07:00	53H	53H
		01H	15:08	46H	46H
		02H	23:16	44H	44H
		03H	31:24	50H	50H
SFDP Minor Revision Number	Start from 00H	04H	07:00	00H	00H
SFDP Major Revision Number	Start from 01H	05H	15:08	01H	01H
Number of Parameters Headers	Start from 00H	06H	23:16	01H	01H
Unused	Contains 0xFFH and can never	07H	31:24	FFH	FFH
	be changed				
ID number (JEDEC)	00H: It indicates a JEDEC	08H	07:00	00H	00H
	specified header				
Parameter Table Minor	Start from 0x00H	09H	15:08	00H	00H
Revision Number					
Parameter Table Major	Start from 0x01H	0AH	23:16	01H	01H
Revision Number					
Parameter Table Length	How many DWORDs in the	0BH	31:24	09H	09H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of JEDEC Flash	0CH	07:00	30H	30H
	Parameter table	0DH	15:08	00H	00H
		0EH	23:16	00H	00H
Unused	Contains 0xFFH and can never	0FH	31:24	FFH	FFH
	be changed				
ID Number	It is indicates GigaDevice	10H	07:00	C8H	C8H
(GigaDevice Manufacturer ID)	manufacturer ID				
Parameter Table Minor	Start from 0x00H	11H	15:08	00H	00H
Revision Number					
Parameter Table Major	Start from 0x01H	12H	23:16	01H	01H
Revision Number					
Parameter Table Length	How many DWORDs in the	13H	31:24	03H	03H
(in double word)	Parameter table				
Parameter Table Pointer (PTP)	First address of GigaDevice	14H	07:00	60H	60H
	Flash Parameter table	15H	15:08	00H	00H
_		16H	23:16	00H	00H
Unused	Contains 0xFFH and can never	17H	31:24	FFH	FFH
	be changed				

Table4. Parameter Table (0): JEDEC Flash Parameter Tables

. I arameter Table (0). 3LDLC I lasi	i i arameter	145100			
Comment	Add(H)	DW Add	Data	Data	
	(Byte)	(Bit)			
00: Reserved; 01: 4KB erase;					
10: Reserved;		01:00	01b		
11: not support 4KB erase					
0: 1Byte, 1: 64Byte or larger		02	1b		
0: Nonvolatile status hit					
		03	Ωh		
		00	OD		
(D) Status register bity	30H			E5H	
0: Use 50H Op code,					
1: Use 06H Op code,					
Note: If target flash status register		04	0b		
is Nonvolatile, then bits 3 and 4					
must be set to 00b.					
Contains 111b and can never be		07:05	111h		
changed		07.03	1110		
	31H	15:08	20H	20H	
0=Not support, 1=Support		16	1b		
00: 3Byte only, 01: 3 or 4Byte,		18:17	00h		
10: 4Byte only, 11: Reserved		10.17	dob		
0-Not support 1-Support		10	Ωh		
0=Not support, 1=Support	32H	19	OD	F1H	
0=Not support, 1=Support		20	1b		
0=Not support, 1=Support		21	1b		
0=Not support, 1=Support		22	1b		
		23	1b		
	33H	31:24	FFH	FFH	
	37H:34H	31:00	01FFFF	FFH	
0 0000b: Wait states (Dummy		0.4:00	00400h		
Clocks) not support	2011	04:00	001000	4411	
200k Mada Dita and assess	38H	07.05	04.01-	44H	
OUUD:Mode Bits not support		07:05	0100		
	39H	15:08	EBH	EBH	
0 0000b: Wait states (Dummy		20:40	010005		
Claska) not avenue		∠0:16	doon		
Clocks) not support	2411				
	ЗАН	00:04	0001	08H	
000b:Mode Bits not support	3AH	23:21	000b	08H	
	Comment O0: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase 0: 1Byte, 1: 64Byte or larger O: Nonvolatile status bit 1: Volatile status bit (BP status register bit) O: Use 50H Op code, 1: Use 06H Op code, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b. Contains 111b and can never be changed O=Not support, 1=Support O0: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved O=Not support, 1=Support O=Not support, 1=Support	Comment Add(H) (Byte) 00: Reserved; 01: 4KB erase; 10: Reserved; 11: not support 4KB erase 0: 1Byte, 1: 64Byte or larger 0: Nonvolatile status bit 1: Volatile status bit (BP status register bit) 0: Use 50H Op code, 1: Use 06H Op code, Note: If target flash status register is Nonvolatile, then bits 3 and 4 must be set to 00b. Contains 111b and can never be changed 31H 0=Not support, 1=Support 00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved 0=Not support, 1=Support 32H 0 0000b: Wait states (Dummy Clocks) not support 38H 0 0000b: Wait states (Dummy	(Byte) (Bit)	Comment	



	VOI. 0. 0. 0. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.				-,
Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
(1-1-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	2011	04:00	01000b	0011
(1-1-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	- 3CH	07:05	000b	08H
(1-1-2) Fast Read Op code		3DH	15:08	3BH	3BH
(1-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	- 3EH	20:16	00010b	42H
(1-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	3EH	23:21	010b	42FI
(1-2-2) Fast Read Op code		3FH	31:24	BBH	BBH
(2-2-2) Fast Read	0=not support 1=support		00	0b	
Unused		401	03:01	111b	CEU
(4-4-4) Fast Read	0=not support 1=support	40H	04	0b	EEH
Unused			07:05	111b	
Unused		43H:41H	31:08	0xFFH	0xFFH
Unused		45H:44H	15:00	0xFFH	0xFFH
(2-2-2) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support		20:16	00000b	
(2-2-2) Fast Read Number of Mode Bits	000b: Mode Bits not support	- 46H	23:21	000b	00H
(2-2-2) Fast Read Op code		47H	31:24	FFH	FFH
Unused		49H:48H	15:00	0xFFH	0xFFH
(4-4-4) Fast Read Number of Wait states	0 0000b: Wait states (Dummy Clocks) not support	- 4AH	20:16	00000b	00H
(4-4-4) Fast Read Number of Mode Bits	000b: Mode Bits not support	4/(1)	23:21	000b	0011
(4-4-4) Fast Read Op code		4BH	31:24	FFH	FFH
Sector Type 1 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4CH	07:00	0CH	0CH
Sector Type 1 erase Op code		4DH	15:08	20H	20H
Sector Type 2 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	4EH	23:16	0FH	0FH
Sector Type 2 erase Op code		4FH	31:24	52H	52H
Sector Type 3 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	50H	07:00	10H	10H
Sector Type 3 erase Op code		51H	15:08	D8H	D8H
Sector Type 4 Size	Sector/block size=2^N Bytes 0x00b: this sector type don't exist	52H	23:16	00H	00H
Sector Type 4 erase Op code		53H	31:24	FFH	FFH
		•			

Table5. Parameter Table (1): GigaDevice Flash Parameter Tables

Description	Comment	Add(H) (Byte)	DW Add (Bit)	Data	Data
Vcc Supply Maximum Voltage	2000H=2.000V 2700H=2.700V 3600H=3.600V	61H:60H	15:00	3600H	3600H
Vcc Supply Minimum Voltage	1650H=1.650V 2250H=2.250V 2350H=2.350V 2700H=2.700V	63H:62H	31:16	2700H	2700H
HW Reset# pin	0=not support 1=support		00	0b	
HW Hold# pin	0=not support 1=support		01	1b	
Deep Power Down Mode	0=not support 1=support		02	1b	
SW Reset	0=not support 1=support		03	1b	
SW Reset Op code	Should be issue Reset Enable(66H) before Reset cmd.	65H:64H	11:04	1001 1001b (99H)	F99EH
Program Suspend/Resume	0=not support 1=support		12	1b	
Erase Suspend/Resume	0=not support 1=support		13	1b	
Unused			14	1b	
Wrap-Around Read mode	0=not support 1=support		15	1b	
Wrap-Around Read mode Op code		66H	23:16	77H	77H
Wrap-Around Read data length	08H:support 8B wrap- around read 16H:8B&16B 32H:8B&16B&32B 64H:8B&16B&32B&64B	67H	31:24	64H	64H
Individual block lock	0=not support 1=support		00	0b	
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b	
Individual block lock Op code			09:02	FFH	-
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	6BH:68H	10	0b	EBFCH
Secured OTP	0=not support 1=support		11	1b	
Read Lock	0=not support 1=support		12	0b	
Permanent Lock	0=not support 1=support		13	1b	1
Unused			15:14	11b]
Unused			31:16	FFFFH	FFFFH

8. ELECTRICAL CHARACTERISTICS

8.1. POWER-ON TIMING

Figure 41. Power-on Timing Sequence Diagram




Table6. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter	Min	Max	Unit
tVSL	VCC (min) To CS# Low	1.8		ms
VWI	Write Inhibit Voltage	1.5	2.5	V


8.2. INITIAL DELIVERY STATE


The device is delivered with the memory array erased: all bits are set to 1(each Byte contains FFH). The Status Register bits are set to 0, except DRV0 bit (S21) is set to 1.

8.3. ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
Ambient Operating Temperature	-40 to 85	°C
	-40 to 105	
	-40 to 125	
Storage Temperature	-65 to 150	°C
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
Transient Input/Output Voltage (note: overshoot)	-2.0 to VCC+2.0	V
VCC	-0.6 to 4.2	V

Figure 42. Maximum Negative/positive Overshoot Diagram






8.4. CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тур.	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30		pF		
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC		V		
	Output Timing Reference Voltage	0.5VCC		V		

Figure 43. Input Test Waveform and Measurement Level Diagram



8.5. DC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μΑ
Icc1	Standby Current	CS#=VCC,		1	5	μΑ
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		1	5	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	mA
		at 120MHz,		15	20	IIIA
lass	Operating Current (Read)	Q=Open(*1,*2,*4 I/O)				
Icc3	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC		13	18	mA
		at 80MHz,		13		IIIA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current (WRSR)	CS#=VCC			25	mA
Icc6	Operating Current (SE)	CS#=VCC			25	mA
Icc7	Operating Current (BE)	CS#=VCC			25	mA
Icc8	Operating Current (CE)	CS#=VCC			25	mA
Icc ₉	High Performance Current			0.6	1.2	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} =100μA			0.2	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~105°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μΑ
Icc1	Standby Current	CS#=VCC,		1	20	μΑ
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		1	20	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		15	20	Λ
		at 80MHz,		15	20	mA
		Q=Open(*1 I/O)				
I _{CC3}	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC				
		at 60MHz,		13	18	mA
		Q=Open(*1,*2,*4				
		I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current(WRSR)	CS#=VCC			25	mA
I _{CC6}	Operating Current (SE)	CS#=VCC			25	mA
Icc7	Operating Current (BE)	CS#=VCC			25	mA
Icc8	Operating Current (CE)	CS#=VCC			25	mA
I _{CC9}	High Performance Current			0.6	1.5	mA
VıL	Input Low Voltage		-0.5		0.2VCC	V
VIH	Input High Voltage		0.7VCC		VCC+0.4	V
V _{OL}	Output Low Voltage	I _{OL} =100μA			0.2	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~125°C, VCC=2.7~3.6V)

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
ILI	Input Leakage Current				±2	μΑ
ILO	Output Leakage Current				±2	μA
Icc1	Standby Current	CS#=VCC,		1	25	μA
		V _{IN} =VCC or VSS				
I _{CC2}	Deep Power-Down Current	CS#=VCC,		1	25	μA
		V _{IN} =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC		4.5	20	mA
		at 80MHz,		15	20	
	Operating Current (Deed)	Q=Open(*1,*2,*4 I/O)		10		
Іссз	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC			18	mA
		at 60MHz,		13		IIIA
		Q=Open(*1,*2,*4 I/O)				
I _{CC4}	Operating Current (PP)	CS#=VCC			25	mA
Icc5	Operating Current(WRSR)	CS#=VCC			25	mA
Icc6	Operating Current (SE)	CS#=VCC			25	mA
Icc7	Operating Current (BE)	CS#=VCC			25	mA
Icc8	Operating Current (CE)	CS#=VCC			25	mA
I _{CC9}	High Performance Current			0.6	1.5	mA
VIL	Input Low Voltage		-0.5		0.2VCC	V
V _{IH}	Input High Voltage		0.7VCC		VCC+0.4	V
Vol	Output Low Voltage	I _{OL} =100μA			0.2	V
Vон	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

8.6. AC CHARACTERISTICS

(T= -40°C~85°C, VCC=2.7~3.6V, C_L =30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: Dual I/O (BBH), Quad I/O				
fc	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O Without			104	MHz
	High Performance Mode), on 3.0V-3.6V power supply				
	Serial Clock Frequency For: Dual I/O (BBH), Quad I/O				
f _{C1}	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O Without			80	MHz
	High Performance Mode), on 2.7V-3.0V power supply				
	Serial Clock Frequency For: Dual I/O (BBH), Quad I/O				
f _{C2}	(EBH), Quad Output (6BH) (Dual I/O & Quad I/O With			120	MHz
	High Performance Mode), on 2.7V-3.6V power supply				
fo	Serial Clock Frequency For: Read (03H) Read ID (90H,			80	MHz
f _R	9FH and ABH), Read Status Register (05H and 35H)			80	IVITIZ
tclh	Serial Clock High Time	4			ns
t _{CLL}	Serial Clock Low Time	4			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.1			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.1			V/ns
tslch	CS# Active Setup Time	5			ns
t chsh	CS# Active Hold Time	5			ns
t shch	CS# Not Active Setup Time	5			ns
t _{CHSL}	CS# Not Active Hold Time	5			ns
t _{SHSL}	CS# High Time (Read/Write)	20			ns
t shqz	Output Disable Time			6	ns
tclqx	Output Hold Time	1.2			ns
t _{DVCH}	Data In Setup Time	2			ns
t _{CHDX}	Data In Hold Time	2			ns
t _{HLCH}	HOLD# Low Setup Time (Relative To Clock)	5			ns
tннсн	HOLD# High Setup Time (Relative To Clock)	5			ns
t _{CHHL}	HOLD# High Hold Time (Relative To Clock)	5			ns
tсннн	HOLD# Low Hold Time (Relative To Clock)	5			ns
thlqz	HOLD# Low To High-Z Output			6	ns
tннqх	HOLD# High To Low-Z Output			6	ns
t _{CLQV}	Clock Low To Output Valid			7	ns
t _{WHSL}	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			20	μs
<u> </u>	CS# High To Standby Mode Without Electronic Signature				
t _{RES1}	Read			20	μs
	CS# High To Standby Mode With Electronic Signature				
t _{RES2}	Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs



t _{RS}	Latency Between Resume And Next Suspend	100			μs
+	CS# High To Next Command After Reset (Except From			30	
t _{RST}	Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms
tw	Write Status Register Cycle Time		5	30	ms
t _{BP1}	Byte Program Time (First Byte)		30	50	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	12	μs
t _{PP}	Page Programming Time		0.6	2.4	ms
tse	Sector Erase Time (4K Bytes)		50	300	ms
t _{BE1}	Block Erase Time (32K Bytes)		0.15	1.6	S
t _{BE2}	Block Erase Time (64K Bytes)		0.25	2.0	S
t _{CE}	Chip Erase Time (GD25Q32C)		15	30	S

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~105°C, VCC=2.7~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: Dual Output (3B), Quad				
F _{C1}	Output(6BH) (Dual Output & Quad Output			70	MHz
	Without High Performance Mode), on 2.7V-3.0V power supply				
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O(EBH),				
f _{C2}	Quad I/O Word Fast Read (E7h) (Dual I/O & Quad I/O			60	MHz
	Without High Performance Mode), on 2.7V-3.0V power supply				
	Serial Clock Frequency For: Dual Output (3B), Quad				
f _{C3}	Output(6BH) (Dual Output & Quad Output			80	MHz
	Without High Performance Mode), on 3.0V-3.6V power supply				
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O(EBH),				
f _{C4}	Quad I/O Word Fast Read (E7h) (Dual I/O & Quad I/O			70	MHz
	Without High Performance Mode), on 3.0V-3.6V power supply				
	Serial Clock Frequency For: Dual I/O(BBH),				
f _{C5}	Quad I/O(EBH), Quad Output(6BH) (Dual I/O & Quad I/O			80	MHz
	With High Performance Mode), on 2.7V-3.6V power supply				
f _	Serial Clock Frequency For: Read (03H) Read ID (90H, 9FH			60	N/LI-7
f _R	and ABH), Read Status Register (05H and 35H)			60	MHz
tclh	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
tslch	CS# Active Setup Time	5			ns
tchsh	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
t shqz	Output Disable Time			6	ns
tcLQX	Output Hold Time	0.7			ns
t DVCH	Data In Setup Time	2			ns
t CHDX	Data In Hold Time	2			ns
thlch	HOLD# Low Setup Time (relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (relative to Clock)	5			ns
tchhl	HOLD# High Hold Time (relative to Clock)	5			ns
tсннн	HOLD# Low Hold Time (relative to Clock)	5			ns
thlqz	HOLD# Low To High-Z Output			7	ns
thhqx	HOLD# High To Low-Z Output			7	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwL	Write Protect Hold Time After CS# High	100			ns
t _{DP}	CS# High To Deep Power-Down Mode			20	μs
t _{RES1}	CS# High To Standby Mode Without Electronic Signature			20	μs
-//201				_~	F-2



	Read				
t _{RES2}	CS# High To Standby Mode With Electronic Signature Read			20	μs
tsus	CS# High To Next Command After Suspend			20	us
t _{RS}	Latency Between Resume And Next Suspend	100			μs
toot	CS# High To Next Command After Reset (Except From			30	110
t RST	Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms
tw	Write Status Register Cycle Time		5	30	ms
t _{BP1}	Byte Program Time(First Byte)		30	60	us
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	15	us
tpp	Page Programming Time		0.6	4	ms
t _{SE}	Sector Erase Time(4K Bytes)		50	400	ms
t _{BE1}	Block Erase Time(32K Bytes)		0.2	1.6	S
t _{BE2}	Block Erase Time(64K Bytes)		0.3	3.0	S
t _{CE}	Chip Erase Time(GD25Q32C)		15	70	S

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

(T= -40°C~125°C, VCC=2.7~3.6V, C_L=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
	Serial Clock Frequency For: Dual Output (3BH), Quad				
f _{C1}	Output(6BH), (Dual Output & Quad Output Without High			70	MHz
	Performance Mode), on 2.7V-3.0V power supply				
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O(EBH),				
for	Quad I/O Word Fast Read(E7H) (Dual I/O & Quad I/O			60	MHz
f _{C2}	Without High Performance Mode), on 2.7V-3.0V power			00	IVII IZ
	supply				
	Serial Clock Frequency For: Dual Output (3BH), Quad				
f _{C3}	Output(6BH), (Dual Output & Quad Output Without High			80	MHz
	Performance Mode), on 3.0V-3.6V power supply				
	Serial Clock Frequency For: Dual I/O(BBH), Quad I/O(EBH),				
fo.	Quad I/O Word Fast Read(E7H) (Dual I/O & Quad I/O			70	MHz
f _{C4}	Without High Performance Mode), on 3.0V-3.6V power			70	IVITZ
	supply				
	Serial Clock Frequency For: Dual I/O(BBH),				
f_{C5}	Quad I/O(EBH), Quad Output(6BH) (Dual I/O & Quad I/O			80 M	
	With High Performance Mode), on 2.7V-3.6V power supply				
4_	Serial Clock Frequency For: Read (03H) Read ID (90H, 9FH			60	MUZ
f _R	and ABH), Read Status Register (05H and 35H)			60	MHz
tclh	Serial Clock High Time	4			ns
tcll	Serial Clock Low Time	4			ns
tclch	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
tchcl	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
tslch	CS# Active Setup Time	5			ns
t _{CHSH}	CS# Active Hold Time	5			ns
tshch	CS# Not Active Setup Time	5			ns
tchsl	CS# Not Active Hold Time	5			ns
tshsl	CS# High Time (read/write)	20			ns
tshqz	Output Disable Time			6	ns
t _{CLQX}	Output Hold Time	0.7			ns
t _{DVCH}	Data In Setup Time	2			ns
tchdx	Data In Hold Time	2			ns
thlch	HOLD# Low Setup Time (relative to Clock)	5			ns
tннсн	HOLD# High Setup Time (relative to Clock)	5			ns
tchhl	HOLD# High Hold Time (relative to Clock)	5			ns
tсннн	HOLD# Low Hold Time (relative to Clock)				ns
thLQZ	HOLD# Low To High-Z Output	5		7	ns
thhqx	HOLD# High To Low-Z Output			7	ns
tclqv	Clock Low To Output Valid			7	ns
twhsl	Write Protect Setup Time Before CS# Low	20			ns
tshwl	Write Protect Hold Time After CS# High	100		1	ns



t _{DP}	CS# High To Deep Power-Down Mode			20	μs
t _{RES1}				20	μs
	Read				
t _{RES2}	CS# High To Standby Mode With Electronic Signature Read			20	μs
tsus	CS# High To Next Command After Suspend			20	μs
t _{RS}	Latency Between Resume And Next Suspend	100			μs
4	CS# High To Next Command After Reset (Except From			20	
t RST	Erase)			30	μs
t _{RST_E}	CS# High To Next Command After Reset (From Erase)			12	ms
t _W	Write Status Register Cycle Time		5	40	ms
t _{BP1}	Byte Program Time(First Byte)		30	80	μs
t _{BP2}	Additional Byte Program Time (After First Byte)		2.5	30	μs
tpp	Page Programming Time		0.6	6	ms
tse	Sector Erase Time(4K Bytes)		50	500	ms
t _{BE1}	Block Erase Time(32K Bytes)		0.2	2.0	S
t _{BE2}	Block Erase Time(64K Bytes)		0.3	4.0	s
tce	Chip Erase Time(GD25Q32C)		20	80	S

- 1. Typical values given for TA=25°C.
- 2. Value guaranteed by design and/or characterization, not 100% tested in production.

Figure 44. Serial Input Timing Diagram




Figure 45. Output Timing Diagram




Figure 46. Resume to Suspend Timing Diagram







Figure 47. Hold Timing Diagram





9. ORDERING INFORMATION



^{*} Please contact GigaDevice sales for automotive products.

^{**}F grade has implemented additional test flows to ensure higher product quality than I grade.

9.1. Valid Part Numbers

Please contact GigaDevice regional sales for the latest product selection and available form factors.

Temperature Range I: Industrial (-40°C to +85°C)


Product Number	Density	Package Type
GD25Q32CTIG	32Mbit	SOP8 150mil
GD25Q32CSIG	32Mbit	SOP8 208mil
GD25Q32CVIG	32Mbit	VSOP8 208mil
GD25Q32CPIG	32Mbit	DIP8 300mil
GD25Q32CHIG	32Mbit	USON8 (3x3mm)
GD25Q32CNIG	32Mbit	USON8 (3x4mm)
GD25Q32CWIG	32Mbit	WSON8 (6x5mm)
GD25Q32CZIG	32Mbit	TFBGA-24ball (6x4 Ball Array)
GD25Q32CBIG	32Mbit	TFBGA-24ball (5x5 Ball Array)

Temperature Range J: Industrial (-40°C to +105°C)

Product Number	Density	Package Type
GD25Q32CTJG	32Mbit	SOP8 150mil
GD25Q32CSJG	32Mbit	SOP8 208mil
GD25Q32CVJG	32Mbit	VSOP8 208mil
GD25Q32CPJG	32Mbit	DIP8 300mil
GD25Q32CHJG	32Mbit	USON8 (3x3mm)
GD25Q32CNJG	32Mbit	USON8 (3x4mm)
GD25Q32CWJG	32Mbit	WSON8 (6x5mm)
GD25Q32CZJG	32Mbit	TFBGA-24ball (6x4 Ball Array)
GD25Q32CBJG	32Mbit	TFBGA-24ball (5x5 Ball Array)

Temperature Range E: Industrial (-40°C to +125°C)

Product Number	Density	Package Type
GD25Q32CTEG	32Mbit	SOP8 150mil
GD25Q32CSEG	32Mbit	SOP8 208mil
GD25Q32CVEG	32Mbit	VSOP8 208mil
GD25Q32CPEG	32Mbit	DIP8 300mil
GD25Q32CHEG	32Mbit	USON8 (3x3mm)
GD25Q32CNEG	32Mbit	USON8 (3x4mm)
GD25Q32CWEG	32Mbit	WSON8 (6x5mm)




GD25Q32CZEG	32Mbit	TFBGA-24ball (6x4 Ball Array)
GD25Q32CBEG	32Mbit	TFBGA-24ball (5x5 Ball Array)


Temperature Range F: Industrial+ (-40°C to +85°C)


Product Number	Density	Package Type
GD25Q32CTFG	32Mbit	SOP8 150mil
GD25Q32CSFG	32Mbit	SOP8 208mil
GD25Q32CVFG	32Mbit	VSOP8 208mil
GD25Q32CPFG	32Mbit	DIP8 300mil
GD25Q32CHFG	32Mbit	USON8 (3x3mm)
GD25Q32CNFG	32Mbit	USON8 (3x4mm)
GD25Q32CWFG	32Mbit	WSON8 (6x5mm)
GD25Q32CZFG	32Mbit	TFBGA-24ball (6x4 Ball Array)
GD25Q32CBFG	32Mbit	TFBGA-24ball (5x5 Ball Array)


10. PACKAGE INFORMATION

10.1. Package SOP8 150MIL











Dimensions


Sy	mbol		A1	A2	7		D	E	E1	•		L1	۲	θ
Į	Jnit	Α	AI	AZ	b	С	D		EI	е	L	LI	h	U
	Min	-	0.10	1.25	0.31	0.10	4.80	5.80	3.80		0.40		0.25	0°
mm	Nom	-	0.15	1.45	0.41	0.20	4.90	6.00	3.90	1.27	-	1.04	-	-
	Max	1.75	0.25	1.55	0.51	0.25	5.00	6.20	4.00		0.90		0.50	8°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.2. Package SOP8 208MIL











Dimensions


Syı	mbol	A	A4	40	L			-	F4			14	•
U	Init	Α	A1	A2	b	С	D	E	E1	е	L	L1	θ
	Min	-	0.05	1.70	0.31	0.15	5.13	7.70	5.18		0.50		0°
mm	Nom	-	0.15	1.80	0.41	0.20	5.23	7.90	5.28	1.27	-	1.31	-
	Max	2.16	0.25	1.90	0.51	0.25	5.33	8.10	5.38		0.85		8°


- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.3. Package VSOP8 208MIL










Dimensions

Syı	mbol	Α.	A4	40	L	_		-	F4	_		1.4	0
U	Init	Α	A 1	A2	b	С	D	E	E1	е	_	L1	θ
	Min	•	0.05	0.75	0.35	0.09	5.18	7.70	5.18		0.50		0°
mm	Nom	•	0.10	0.80	0.42	0.15	5.28	7.90	5.28	1.27	-	1.31	-
	Max	1.00	0.15	0.85	0.50	0.20	5.38	8.10	5.38		0.80		10°

- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.

10.4. Package DIP8 300MIL





Dimensions

Syı	mbol	۸	A1	A2	h	b1	С	D	Е	E1	•		۰,۸	θ
U	Jnit	Α	Ai	AZ	b	DI	C	U	_	E1	е	L	eA	"
	Min	-	0.38	3.00	1.14	0.36	0.20	9.02	7.62	6.10		2.92	8.45	0°
mm	Nom	-	-	3.30	1.52	0.46	0.25	9.27	7.87	6.35	2.54	3.30	8.90	-
	Max	3.88	-	3.50	1.78	0.56	0.35	9.59	8.26	6.60		3.81	9.35	11°

Note: Both the package length and width do not include the mold flash.


10.5. Package USON8 (3*3mm)





Top View

Side View




Bottom View


Dimensions

Syı	mbol	Δ	A 1		h	D	D1	E	E1		
U	Jnit	Α	AI	С	b	, b	וט		E1	е	L
	Min	0.50	0.00	0.10	0.20	2.90	1.60	2.90	2.10		0.35
mm	Nom	0.55	0.02	0.15	0.25	3.00	1.70	3.00	2.20	0.50	0.40
	Max	0.60	0.05	0.20	0.30	3.10	1.80	3.10	2.30		0.45

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.

10.6. Package USON8 (3*4mm)







Dimensions

	mbol Init	Α	A 1	С	b	D	D1	E	E1	е	L
	Min	0.50	0.00	0.10	0.25	2.90	0.10	3.90	0.70		0.50
mm	Nom	0.55	0.02	0.15	0.30	3.00	0.20	4.00	0.80	0.80	0.60
	Max	0.60	0.05	0.20	0.35	3.10	0.30	4.10	0.90		0.70

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package factories. These lead shapes are compatible with each other.


10.7. Package WSON8 (6*5mm)





Top View

Side View




Bottom View

Dimensions

Syı	mbol		A1	_	h	D	D2	Е	E2		
U	Jnit	A	AI	С	b		DZ		EZ	е	L
	Min	0.70	0.00	0.180	0.35	5.90	3.30	4.90	3.90		0.50
mm	Nom	0.75	0.02	0.203	0.40	6.00	3.40	5.00	4.00	1.27	0.60
	Max	0.80	0.05	0.250	0.50	6.10	3.50	5.10	4.10		0.75

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.

10.8. Package TFBGA-24BALL (6*4 ball array)





Dimensions

<u> </u>	mbol Jnit	Α	A1	A2	b	E	E1	D	D1	е
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	3.00	8.00	5.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.

10.9. Package TFBGA-24BALL (5*5 ball array)






Dimensions

	mbol Jnit	Α	A1	A2	b	E	E1	D	D1	е
	Min	-	0.25	0.75	0.35	5.90		7.90		
mm	Nom	-	0.30	0.80	0.40	6.00	4.00	8.00	4.00	1.00
	Max	1.20	0.35	0.85	0.45	6.10		8.10		

Note: Both the package length and width do not include the mold flash.



11. REVISION HISTORY

Version No	Description	Page	Date
1.0	Initial Release	All	2014-10-22
4.4	Modify ORDERING INFORMATION	P52	0045 0 40
1.1	Add note on STATUS REGISTER		2015-2-10
1.2	Modify ELECTRICAL CHARACTERISTICS	P46-51	2015-3-6
1.3	Add package USON8 (3*3mm)	P60	2015-5-18
	Modify DC CHARACTERISTICS:ICC9	P48	
	Modify Package WSON 8 (6*5mm)	P57	
1.4	Modify Package TFBGA-24BALL (6*4 ball array)	P58	2015-6-11
	Modify Package TFBGA-24BALL (5*5 ball array)	P59	
	Modify Package USON8 (3*3mm)	P60	
1.5	Modify Package VSOP8 208MIL	P55	2015-7-17
4.0	Modify Package TFBGA-24BALL (6*4 ball array)	P58	2015-7-22
1.6	Modify Package TFBGA-24BALL (5*5 ball array)	P59	
1.7	Add Package USON8 (4*3mm)	P61	2015-8-26
1.8	Modify ORDERING INFORMATION	P52	2015-9-16
	Modify AC CHARACTERISTICS: tCHCL Min.0.2 V/ns Change to	P49	
	0.1 V/ns		
1.9	tCLCH Min.0.2 V/ns Change to 0.1 V/ns	P49	2015-11-4
	Modify POWER-ON TIMING: tPUW Min 1ms Change to 5ms	P46	
	Modify Figure 40. Power-on Timing Sequence Diagram	P46	
2.0	Modify ORDERING INFORMATION	P52	2015-12-14
0.4	Modify AC CHARACTERISTICS: add tRST_R & tRST_P & tRST_E	P50	0045 40 40
2.1	Modify POWER-ON TIMING: TVSL Min 10us Change to 5ms	P46	2015-12-18
	Modify DC CHARACTERISTICS	P48	
	Modify Figure 40. Power-on Timing Sequence Diagram	P46	
2.2	Modify Power-on Timing: Delete tPUW	P46	2016-2-18
	Modify ORDERING INFORMATION	P52	
	Modify PACKAGE INFORMATION	P53	
2.3	Add PACKAGE SOP8 150MIL	P62	2016-3-10
	Modify ORDERING INFORMATION	P52	
2.4	Modify Power-on Timing: VWI Min 1V Change to 2.1V	P46	2016-4-22
	Modify Hardware Protection Mode	P9	
2.5	Modify Typo	All	2016-5-25
2.0	Deleted 8.3 DATA RETENTION AND ENDURANCE	P46	2010 11 0
2.6	Modify Icc2:Typ 0.1uA change to 1uA and Max 1uA change to 5uA	P48	2016-11-9



3.3V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25Q32C

	Modify Feature: Add Allows XIP(execute in place)operation	P4	
	Modify VWI:Min.2.1V change to Min.1.5V	P46	
	Modify VCC: -0.6 to 4.0V Change to-0.6 to 4.2V	P46	
	Modify Absolute maximum Ratings: Delete Output Short Circuit	P46	
	Current 200mA		
	Add Transient Input/Output Volatge (note:overshoot):-2.0 to	P46	0017.0.10
2.7	(VCC+2.0)V		2017-2-12
	Modify ORDERING INFORMATION	P52	
	Add Valid Part Numbers	P53	
	Update WOSN8(6*5mm)	P57	
	Update USON8(3*3mm)	P60	
	Update USON8(3*4mm)	P61	
	Modify ORDERING INFORMATION	P52	
2.8	Modify Package TFBGA-24BALL (6*4 ball array)	P58	2017-2-20
	Modify Package TFBGA-24BALL (5*5 ball array)	P59	
	Modify ORDERING INFORMATION	P52	
	Update Package WOSN8 6*5mm	P57	
2.9	Update Package USON8 3*3mm	P60	2017-3-8
	Update Package USON8 3*4mm	P61	
	Update Package USON8 3*3mm Dimensions	P60	
3.0	Update Package USON8 3*4mm Dimensions	P61	2017-5-16
3.1	Modify ORDERING INFORMATION	P52	2017-5-27
3.2	Туро	P5	2017-6-2
	Modify ORDERING INFORMATION: Add Packing Type of "T or No	P52	
	mark: Tube"		2217.2.12
3.3	Delete tRST_E and tRST_R	P50	2017-9-12
	Add tRST, max = 30us	P50	
0.4	Modify the note of the description of the WSON and USON	P57, 60, 61	2247 42 47
3.4	packages		2017-10-17
	Modify Icc4~Icc8 from 20mA to 25mA	P48	
3.5	Modify Icc9 from 400~800uA to 0.6~1.2mA	P48	2017-12-18
	Update the descriptions of all packages	P54-62	
	Delete "RESET#" pin in the connection diagram of TFBGA	P5	
3.6	packages, which is a typing error		2018-2-28
	Add tRS in DC CHARACTERISTIC, of which the min. value is	P50	
3.7	100us		2018-3-15
	Add 4BH Command	P4,14,39	
	Modify tVSL min value from 5ms to 1.8ms	P49	
	Modify Figure 37 Program Security Registers command Sequence	P42	
3.8	Diagram		2018-7-23
	Add DC/AC characteristics @-40°C~105°C	P53/57	
	Add DC/AC characteristics @-40℃~125℃	P54/P59	
	Modify Ordering Information	P62-64	



3.3V Uniform Sector GigaDevice Dual and Quad Serial Flash

GD25Q32C

	Modify tSE max value from 200/300ms to 300ms@-40℃~85℃	P56	
3.9	Modify tBE1 max value from 0.8/1.6s to 1.6s@-40℃~85℃	P56	2018-12-4
3.9	Modify tBE2 max value from 1.2/2.0s to 2.0s@-40℃~85℃	P56	2010-12-4
	Modify the description of USON8 3x4mm	P70	
4.0	Update the parameter description of fR	P54, 56, 58	2019-6-3
4.1	Update LOGO	All	2020-3-19

Important Notice

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NOR Flash category:

Click to view products by Gigadevice manufacturer:

Other Similar products are found below:

AM29F8162CB-80RDPE1 AM29F800BT-90DPE 2 S29AL016J70BFI012 S29AL016J70FFI022 S29GL064N90BFI032 S29GL064N90BFI042 S29GL064N90BFI012 S29GL128P10FFI022 S29GL256P11FFIV12 S29GL256P11FFIV22 S29GL512S10GHI020 S70FL01GSAGMFV011 S99-50389 P AM29F016D-120DPI 1 AT25DF011-SSHN-T AT25DF011-XMHN-T AT25DF041B-MHN-Y AT25DN256-SSHF-T AT25DN512C-MAHF-T AT45DB161E-CCUD-T S29AL008J55BFIR22 S29GL032N90TFI033 S29GL032N90TFI043 S29GL256P11FFI012 S29JL064J55TFI003 S70FL01GSAGMFI013 S99-50052 S29AL008J55BFIR23 M29W128GL70ZS3F PC28F128J3F75B S29GL128P10TFI013 S29GL064N90FFI022 S29GL032N11FFIS12 S29AL016D90DGI027 S29JL032J70TFI423 S29GL128S10TFIV13 S29AL016J70WEI029 S25FL132K0XMFB043 AT25DF041B-SSHNHR-T S25FL116K0XNFB010 AT25SF081-MHD-T S25FL132K0XBHA020 AT25SL321-MBUE-T SST39VF800A-70-4I-MAQE LE25S40MB-AH S25FL116K0XNFA013 SST39VF400A-70-4C-MAQE AT25DF512C-XMHN-T S25FL256LAGMFI001 S26KL128SDABHN020