

# GD5F1GQ4xExxG DATASHEET

1G-bit 2K+128BPageSize with E Version



## **Contents**

1	FEATURE	4
2	2 GENERAL DESCRIPTION	5
	2.1 Product List	6
	2.2 CONNECTION DIAGRAM	
	2.3 PIN DESCRIPTION	7
	2.4 BLOCK DIAGRAM	8
3	3 ARRAY ORGANIZATION	9
	3.1 MEMORY MAPPING	10
4	DEVICE OPERATION	11
	4.1 SPI Modes	11
	4.2 HOLD MODE	12
	4.3 Write Protection	12
	4.4 POWER OFF TIMING	12
5	COMMANDS DESCRIPTION	13
6	WRITE OPERATIONS	14
	6.1 Write Enable (WREN) (06H)	14
	6.2 WRITE DISABLE (WRDI) (04H)	14
7	FEATURE OPERATIONS	15
	7.1 GET FEATURES (0FH) AND SET FEATURES (1FH)	15
8	READ OPERATIONS	17
	8.1 Page Read	17
	8.2 PAGE READ TO CACHE (13H)	17
	8.3 READ FROM CACHE (03H OR 0BH)	18
	8.4 READ FROM CACHE X2 (3BH)	18
	8.5 READ FROM CACHE x4 (6BH)	19
	8.6 READ FROM CACHE DUAL IO (BBH)	20
	8.7 READ FROM CACHE QUAD IO (EBH)	21
9	READ ID (9FH)	22
	9.1 READ ID	22
1	IO PROGRAM OPERATIONS	24



GigaDevice	SPI(x1/x2/x4) NAND Flash	1 <b>G</b>
	AM	24
10.2 Program Lo	AD (PL) (02H)	25
10.3 Program Lo	ad x4 (PL x4) (32H)	26
10.4 Program Ex	есите (РЕ) (10Н)	27
10.5 INTERNAL DA	TA MOVE	28
10.6 Program Lo	ad Random Data (84H)	28
10.7 Program Lo	ad Random Data x4 (C4H/34H)	29
10.8 Program Lo	AD RANDOM DATA QUAD IO (72H)	30
11 ERASE O	PERATIONS	31
11.1 BLOCK ERASE	(D8H)	31
12 RESET O	PERATIONS	32
12.1 SOFT RESET (	FH)	32
13 ADVANCE	ED FEATURES	33
13.1 OTP REGION		33
13.2 BLOCK PROTE	CTION	34
13.3 STATUS REGIS	TER AND DRIVER REGISTER	35
13.4 Assistant BA	D BLOCK MANAGEMENT	36
13.5 INTERNAL EC	2	37
14 POWER C	N TIMING	38
15 ABSOLUT	E MAXIMUM RATINGS	39
16 CAPACITA	ANCE MEASUREMENT CONDITIONS	40
17 DC CHAR	ACTERISTIC	41
18 AC CHAR	ACTERISTICS	42
19 PERFORM	MANCE TIMING	43
20 ORDERIN	G INFORMATION	45
21 PACKAGI	INFORMATION	46

REVISION HISTORY......50



#### 1 FEATURE

- ◆ 1Gb SLC NAND Flash
- ◆ 2048-Byte+128-Byte Physical Page Size<sup>(2)</sup>
  - Internal ECC Off (ECC\_EN=0):

2048-Byte+128-Byte Full Access

- Internal ECC On (ECC\_EN=1, default):

Program: 2048-Byte+64-Byte Read: 2048-Byte+128-Byte

- Standard, Dual, Quad SPI
  - Standard SPI: SCLK, CS#, SI, SO, WP#, HOLD#
  - Dual SPI: SCLK, CS#, SIO0, SIO1, WP#, HOLD#
  - Quad SPI: SCLK, CS#, SIO0, SIO1, SIO2, SIO3
- High Speed Clock Frequency
  - 120MHz for fast read with 30PF load
  - Quad I/O Data transfer up to 480Mbits/s
- ◆ Software/Hardware Write Protection
  - Write protect all/portion of memory via software
  - Register protection with WP# Pin
  - Top or Bottom, Block selection combination
- Advanced security Features
  - 8K-Byte OTP Region
- Single Power Supply Voltage
  - Full voltage range for 1.8V: 1.7V ~ 2.0V
  - Full voltage range for 3.3V: 2.7V ~ 3.6V

- Program/Erase/Read Speed
  - Page Program time: 400us typical
  - Block Erase time: 3ms typical
  - Page read time: 80us maximum(w/I ECC)
- Reliability

- Endurance: 100K program/erase cycles

- Data retention: 10 Years

- Low Power Consumption
  - 40mA maximum active current
  - 90uA(1) maximum standby current
- Enhanced access performance
  - 2kbyte cache for fast random read
  - Cache read and cache program
- Advanced Feature for NAND
  - Internal ECC option, per 528bytes
  - Internal data move by page with ECC
- The first block(Block0) is guaranteed to be a valid block at the time of shipment.

Note (1): When Temperature is 105°C, the maximum standby current is 200uA

- (2). 2048Byte+128Byte Page Size can accommodate more advanced ECC algorithm by user's choice, even though the internal 4-bit ECC algorithm only requires 64-Byte spare area.
  - Internal 4-bit ECC is set to on (ECC\_EN=1) as shipment default, it can be disabled by setting ECC\_EN=0.
  - When Internal ECC is enabled, user can only program the first 64-Byte portion of the entire 128-Byte spare area, and the rest 64-Byte spare area cannot be programed. User can still read the entire 128-Byte spare area.
  - When Internal ECC is disabled, user can read and program the entire 128-Byte spare area.



#### 2 GENERAL DESCRIPTION

SPI (Serial Peripheral Interface) NAND Flash provides an ultra cost-effective while high density non-volatile memory storage solution for embedded systems, based on an industry-standard NAND Flash memory core. It is an attractive alternative to SPI-NOR and standard parallel NAND Flash, with advanced features:

- Total pin count is 8, including VCC and GND
- Density is 1G bit
- Superior write performance and cost per bit over SPI-NOR
- · Significant low cost than parallel NAND

This low-pin-count NAND Flash memory follows the industry-standard serial peripheral interface, and always remains the same pin-out from one density to another. The command sets resemble common SPI-NOR command sets, modified to handle NAND specific functions and added new features. GigaDevice SPI NAND is an easy-to-integrate NAND Flash memory, with specified designed features to ease host management:

- **User-selectable internal ECC**. ECC code is generated internally during a page program operation. When a page is read to the cache register, the ECC code is detect and correct the errors when necessary. The 64-bytes spare area is available even when internal ECC enabled. The device outputs corrected data and returns an ECC error status.
- Internal data move or copy back with internal ECC. The device can be easily refreshed and manage garbage collection task, without need of shift in and out of data.
- Power on Read with internal ECC. The device will automatically read first page of fist block to cache after power on, then host can directly read data from cache for easy boot. Also the data is promised correctly by internal ECC.

It is programmed and read in page-based operations, and erased in block-based operations. Data is transferred to or from the NAND Flash memory array, page by page, to a data register and a cache register. The cache register is closest to I/O control circuits and acts as a data buffer for the I/O data; the data register is closest to the memory array and acts as a data buffer for the NAND Flash memory array operation. The cache register functions as the buffer memory to enable page and random data READ/WRITE and copy back operations. These devices also use a SPI status register that reports the status of device operation.



# SPI(x1/x2/x4) NAND Flash

1**G** 


## 2.1 Product List

Product Number	Density	Voltage	Package Type	Temperature	Page Size	
GD5F1GQ4REYIG				-40°C to 85°C		
GD5F1GQ4REYJG			WSON8(8*6mm)	-40°C to 105°C		
GD5F1GQ4REYFG				-40°C to 85°C		
GD5F1GQ4REFIG				-40°C to 85°C		
GD5F1GQ4REFJG*			SOP16 300mil	-40°C to 105°C		
GD5F1GQ4REFFG		1.7V to 2.0V		-40°C to 85°C		
GD5F1GQ4REZIG		1./ V to 2.0 V		-40°C to 85°C		
GD5F1GQ4REZJG*			TFBGA24(4*6 Ball Array)	-40°C to 105°C		
GD5F1GQ4REZFG	1Gbit				-40°C to 85°C	
GD5F1GQ4RE9IG				-40°C to 85°C		
GD5F1GQ4RE9JG*		1Gbit		LGA8(8*6mm)	-40°C to 105°C	2Kbytes + 128bytes
GD5F1GQ4RE9FG					-40°C to 85°C	
GD5F1GQ4UEYIG				-40°C to 85°C		
GD5F1GQ4UEYJG*			WSON8(8*6mm)	-40°C to 105°C		
GD5F1GQ4UEYFG				-40°C to 85°C		
GD5F1GQ4UEFIG				-40°C to 85°C		
GD5F1GQ4UEFJG*		2.7V to 3.6V	SOP16 300mil	-40°C to 105°C		
GD5F1GQ4UEFFG		-40°C to 85°C				
GD5F1GQ4UEZIG				-40°C to 85°C		
GD5F1GQ4UEZJG*			TFBGA24(4*6 Ball Array)	-40°C to 105°C		
GD5F1GQ4UEZFG				-40°C to 85°C		

Note: For temperature -40°C to 105°C products, please contact GD sales.



## 2.2 Connection Diagram



24-BALL TFBGA (4x6 ball array)

**Figure 2-1 Connect Diagram** 

## 2.3 Pin Description

Pin Name I/O		Description
CS#	I	Chip Select input, active low
SO/SIO1	I/O	Serial Data Output / Serial Data Input Output 1
WP#/SIO2 I/O Write Protect, active low / Serial		Write Protect, active low / Serial Data Input Output 2
VSS Ground		Ground
SI/SIO0 I/O		Serial Data Input / Serial Data Input Output 0
SCLK I		Serial Clock input
HOLD#/SIO3 I/O Hold input		Hold input, active low / Serial Data Input Output3
VCC Supply Power Supply		Power Supply



# 2.4 Block Diagram





Figure 2-2 Block Diagram




## 3 ARRAY ORGANIZATION

Each block has	Each page has	
128K+8K	2K+128	bytes
64	-	pages
-	-	blocks

Figure 3-1. Array Organization



Internal ECC = OFF



Internal ECC= ON


#### Note:

- 1. When Internal ECC is enabled, user can program the first 64 bytes of the entire 128 bytes spare area and the last 64 bytes of the whole spare area cannot be programed, user can read the entire 128 Byte spare area.
- 2. When Internal ECC is disabled, user can read and program the entire 128 bytes spare area.



## 3.1 Memory Mapping

#### FOR 1G:



#### Note:

- 1. CA: Column Address. The 12-bit address is capable of addressing from 0 to 4095 bytes; however, only bytes 0 through 2175 are valid. Bytes 2176through 4095 of each page are "out of bounds," do not exist in the device, and cannot be addressed.
- 2. RA: Row Address. RA<5:0> selects a page inside a block, and RA<15:6> selects a block.



#### 4 DEVICE OPERATION


#### 4.1 SPI Modes

SPI NAND supports two SPI modes:

- CPOL = 0, CPHA = 0 (Mode 0)
- CPOL = 1, CPHA = 1 (Mode 3)

Input data is latched on the rising edge of SCLK and data shifts out on the falling edge of SCLK for both modes. All timing diagrams shown in this data sheet are mode 0. See Figure 4-1 for more details.

Figure 4-1. SPI Modes Sequence Diagram



Note: While CS# is HIGH, keep SCLK at VCC or GND (determined by mode 0 or mode 3).

#### Standard SPI

SPI NAND Flash features a standard serial peripheral interface on 4 signals bus: Serial Clock (SCLK), Chip Select (CS#), Serial Data Input (SI) and Serial Data Output (SO).

#### **Dual SPI**

SPI NAND Flash supports Dual SPI operation when using the x2 and dual IO commands. These commands allow data to be transferred to or from the device at two times the rate of the standard SPI. When using the Dual SPI command the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1.

#### **Quad SPI**

SPI NAND Flash supports Quad SPI operation when using the x4 and Quad IO commands. These commands allow data to be transferred to or from the device at four times the rate of the standard SPI. When using the Quad SPI command the SI and SO pins become bidirectional I/O pins: SIO0 and SIO1, and WP# and HOLD# pins become SIO2 and SIO3.

#### 4.2 HOLD Mode

The HOLD# signal goes low to stop any serial communications with the device, but doesn't stop the operation of write status register, programming, or erasing in progress.

The operation of HOLD, need CS# keep low, and starts on falling edge of the HOLD# signal, with SCLK signal being low (if SCLK is not being low, HOLD operation will not start until SCLK being low). The HOLD condition ends on rising edge of HOLD# signal with SCLK being low (If SCLK is not being low, HOLD operation will not end until SCLK being low).

The SO is high impedance, both SI and SCLK don't care during the HOLD operation, if CS# drives high during HOLD operation, it will reset the internal logic of the device. To re-start communication with chip, the HOLD# must be at high and then CS# must be at low.




Figure 4-2. Hold Condition

#### 4.3 Write Protection

SPI NAND provides Hardware Protection Mode besides the Software Mode. Write Protect (WP#) prevents the block lock bits (BP0, BP1, BP2 and INV, CMP) from being overwritten. If the BRWD bit is set to 1 and WP# is LOW, the block protect bits cannot be altered.

## 4.4 Power Off Timing

Please do not turn off the power before Write/Erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before Write/Erase operation is complete will cause loss of data and/or damage to data.



## **5 COMMANDS DESCRIPTION**

Table5-1. Commands Set

Command Name	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte N
Write Enable	06H					
Write Disable	04H					
Get Features	0FH	A7-A0	(D7-D0)			Wrap
Set Feature	1FH	A7-A0	(D7-D0)	dummy <sup>(1)</sup>		
Page Read (to cache)	13H	A23-A16	A15-A8	A7-A0		
Read From Cache	03H/0BH	A15-A8 <sup>(4)</sup>	A7-A0	dummy <sup>(2)</sup>	(D7-D0)	
Read From Cache x 2	3BH	A15-A8 <sup>(4)</sup>	A7-A0	dummy <sup>(2)</sup>	(D7-D0)x2	
Read From Cache x 4	6BH	A15-A8 <sup>(4)</sup>	A7-A0	dummy <sup>(2)</sup>	(D7-D0)x4	
Read From Cache Dual IO	BBH	A15-A0 <sup>(4)</sup>	dummy <sup>(3)</sup>	(D7-D0)x2		
Read From Cache Quad IO	EBH	A15-A0 <sup>(5)</sup>	(D7-D0)x4			
Read ID <sup>(8)</sup>	9FH	A7-A0	MID	DID		Wrap
Program Load	02H	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)	Next byte	Byte N
Program Load x4	32H	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Execute	10H	A23-A16	A15-A8	A7-A0		
Program Load Random Data	84H <sup>(10)</sup>	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)	Next byte	Byte N
Program Load Random Data x4	C4H/34H <sup>(10)</sup>	A15-A8 <sup>(6)</sup>	A7-A0	(D7-D0)x4	Next byte	Byte N
Program Load Random Data Quad IO	72H	A15-A0 <sup>(7)</sup>	(D7-D0)x4	Next byte		Byte N
Block Erase(128K)	D8H	A23-A16	A15-A8	A7-A0		
Reset <sup>(9)</sup>	FFH					

#### Notes:

- 1. The dummy byte can be inputted or not.
- 2. The x8 clock = dummy<7:0>.
- 3. The x8 clock = dummy<7:0>, D7-D0.
- 4. The x8 clock = dummy<3-0>, A11-A8 or dummy<3-0>, A11-A0.
- 5. The x8 clock = dummy<3-0>, A11-A0, dummy<7:0>, D7-D0.
- 6. The x8 clock = dummy<3:0>, A<11:8>.
- 7. The x8 clock = dummy<3:0>, A<11:0>, D7-D0, D7-D0.
- 8. MID is Manufacture ID (C8h for GigaDevice), DID is Device ID When A7-A0 is 00h, read MID and DID.
- 9. Reset command:
  - During busy, Reset will reset PAGE READ/PROGRAM/ERASE operation.
  - During idle, Reset will reset status register bits P\_FAIL/E\_FAIL/WEL/OIP/ECCS/ECCSE.
- 10. Those commands are only available in Internal Data Move operation.



## **6 WRITE OPERATIONS**


## 6.1 Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to following operations that change the contents of the memory array:

- Page program
- OTP program/OTP protection
- Block erase

The WEL bit can be cleared after a reset command.

Figure 6-1. Write Enable Sequence Diagram




## 6.2 Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The WEL bit is also reset by following condition:

- Page program
- OTP program/OTP protection
- Block erase

Figure 6-2. Write Disable Sequence Diagram





#### 7 FEATURE OPERATIONS

## 7.1 Get Features (0FH) and Set Features (1FH)

The GET FEATURES (0FH) and SET FEATURES (1FH) commands are used to monitor the device status and alter the device behavior. These commands use a 1-byte feature address to determine which feature is to be read or modified. Features such as OTP and block locking can be enabled or disabled by setting specific feature bits (shown in the following table). The status register is mostly read, except WEL, which is a writable bit with the WRITE ENABLE (06H) command. When a feature is set, it remains active until the device is power cycled or the feature is written to. Unless otherwise specified in the following table, once the device is set, it remains set, even if a RESET (FFH) command is issued.

**Table7-1. Features Settings** 

Register	Addr.	7	6	5	4	3	2	1	0
Protection	A0H	BRWD	Reserved	BP2	BP1	BP0	INV	CMP	Reserved
Feature	вон	OTP_PRT	OTP_EN	Reserved	ECC_EN	Reserved	Reserved	Reserved	QE
Status	C0H	Reserved	Reserved	ECCS1	ECCS0	P_FAIL	E_FAIL	WEL	OIP
Feature	D0H	Reserved	DS_S1	DS_S0	Reserved	Reserved	Reserved	Reserved	Reserved
Status	F0H	Reserved	Reserved	ECCSE1	ECCSE0	Reserved	Reserved	Reserved	Reserved

Note: If BRWD is enabled and WP# is LOW, then the block lock register cannot be changed.

If QE is enabled, the quad IO operations can be executed.

All the reserved bits must be held low when the feature is set.

00h is the default data byte value for Output Driver Register after power-up.

CS#

SCLK

O 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23

SI

Command

OFH

To 6 5 4 3 2 1 0

High-Z

To 6 5 4 3 2 1 0


Figure 7-1. Get Features Sequence Diagram

Note: The output would be updated by real-time, until CS# is driven high.

1**G** 

The set features command supports a dummy byte mode after the data byte as well. The features in the feature byte B0H are all volatile except OTP\_PRT bit.

Figure 7-2. Set Features Sequence Diagram





#### 8 READ OPERATIONS

#### 8.1 Page Read


The PAGE READ (13H) command transfers the data from the NAND Flash array to the cache register. The command sequence is as follows:

- 13H (PAGE READ to cache)
- 0FH (GET FEATURES command to read the status)
- 03H or 0BH (Read from cache)/3BH (Read from cache x2)/6BH (Read from cache x4)/BBH (Read from cache dual IO)/EBH (Read from cache quad IO)

The PAGE READ command requires a 24-bit address. After the block/page addresses are registered, the device starts the transfer from the main array to the cache register, and is busy for t<sub>RD</sub> time. During this time, the GET FEATURE (0FH) command can be issued to monitor the status. Followed the page read operation, the RANDOM DATA READ (03H/0BH/3BH/6BH/BBH) command must be issued in order to read out the data from cache. The output data starts at the initial address specified in the command, once it reaches the ending boundary of the 2176-byte section, the output will wrap around the beginning boundary automatically until CS# is pulled high to terminate this operation. Refer waveforms to view the entire READ operation.

## 8.2 Page Read to Cache (13H)


Figure 8-1. Page Read to cache Sequence Diagram






## 8.3 Read From Cache (03H or 0BH)

Figure 8-2. Read From Cache Sequence Diagram



## 8.4 Read From Cache x2 (3BH)

Figure8-3. Read From Cache x2 Sequence Diagram






## 8.5 Read From Cache x4 (6BH)

The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the read from cache x4 command.

Figure8-4. Read From Cache x4 Sequence Diagram





## 8.6 Read From Cache Dual IO (BBH)

The Read from Cache Dual I/O command (BBH) is similar to the Read form Cache x2 command (3BH) but with the capability to input the 4 Dummy bits, followed by a 12-bit column address for the starting byte address and a dummy byte by SIO0 and SIO1, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 2-bit per clock cycle from SIO0 and SIO1. The first address byte can be at any location. The address increments automatically to the next higher address after each byte of data shifted out until the boundary wrap bit.




Figure8-5. Read From Cache Dual IO Sequence Diagram



## 8.7 Read From Cache Quad IO (EBH)

The Read from Cache Quad IO command is similar to the Read from Cache x4 command but with the capability to input the 4 dummy bits, followed a 12-bit column address for the starting byte address and a dummy byte by SIO0, SIO1, SIO3, SIO4, each bit being latched in during the rising edge of SCLK, then the cache contents are shifted out 4-bit per clock cycle from SIO0, SIO1, SIO2, SIO3. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out until the boundary wrap bit. The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the read from cache quad IO command.




Figure8-6. Read From Cache Quad IO Sequence Diagram



## 9 Read ID (9FH)


#### 9.1 Read ID


The READ ID command is used to identify the NAND Flash device.

• With address 00H~01H, the READ ID command outputs the Manufacturer ID and the device ID. See Table9-1 for details.

CS# 10 11 12 13 14 15 SCLK Address 00h SI 9FH High-Z SO CS# 16 17 18 19 20 21 22 23 24 25 26 27 **SCLK** SI SO **MSB MSB** 

Figure9-1\_1. Read ID Sequence Diagram (address 00h)







# SPI(x1/x2/x4) NAND Flash

1**G** 

## Table9-1. READ ID Table

Part No	Value	Page Size	Description
GD5F1GQ4UExxG	C8h		Manufacture ID (GigaDevice)
GD5F1GQ4RExxG		OKhuta i 100Duta	
GD5F1GQ4UExxG	D1h	2Kbyte + 128Byte	Device ID (SPI NAND 1Gbit 3.3V)
GD5F1GQ4RExxG	C1h		Device ID (SPI NAND 1Gbit 1.8V)



#### 10 PROGRAM OPERATIONS

#### 10.1 Page Program

The PAGE PROGRAM operation sequence programs 1 byte to 2176 bytes of data within a page. The page program sequence is as follows:

- 02H (PROGRAM LOAD)/32H (PROGRAM LOAD x4)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

Firstly, a PROGRAM LOAD (02H/32H) command is issued. PROGRAM LOAD consists of an 8-bit Op code, followed by 4 dummy bits and a 12-bit column address, then the data bytes to be programmed. The data bytes are loaded into a cache register that is 2176 bytes long. If more than 2176 bytes are loaded, then those additional bytes are ignored by the cache register. The command sequence ends when CS# goes from LOW to HIGH. Figure10-1 shows the PROGRAM LOAD operation. Secondly, prior to performing the PROGRAM EXECUTE operation, a WRITE ENABLE (06H) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE must be executed in order to set the WEL bit. If this command is not issued, then the rest of the program sequence is ignored.


#### Note:

- 1. The contents of Cache Register doesn't reset when Program Load (02h) command, Program Random Load (84h) command and RESET (FFh) command.
- 2. When Program Execute (10h) command was issued just after Program Load (02h) command, SPI-NAND controller outputs 0xFF data to the NAND for the address that data was not loaded by Program Load (02h) command.
- 3. When Program Execute (10h) command was issued just after Program Load Random Data (84h) command, SPI-NAND controller outputs contents of Cache Register to the NAND.
- 4. The addressing should be done in sequential order in a block.



## 10.2 Program Load (PL) (02H)

Figure 10-1. Program Load Sequence Diagram




Note: when internal ECC disabled the Data Byte is 2176, when internal ECC enabled the Data Byte is 2112.



## 10.3 Program Load x4 (PL x4) (32H)

The Program Load x4 command (32H) is similar to the Program Load command (02H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0[0]) must be set to enable the program load x4 command.

Figure 10-2. Program Load x4 Sequence Diagram



Note: when internal ECC disabled the Byte is 2176, when internal ECC enabled the Byte is 2112.



## 10.4 Program Execute (PE) (10H)

After the data is loaded, a PROGRAM EXECUTE (10H) command must be issued to initiate the transfer of data from the cache register to the main array. PROGRAM EXECUTE consists of an 8-bit Op code, followed by a 24-bit address. After the page/block address is registered, the memory device starts the transfer from the cache register to the main array, and is busy for tPROG time. This operation is shown in Figure10-3. During this busy time, the status register can be polled to monitor the status of the operation (refer to Status Register). When the operation completes successfully, the next series of data can be loaded with the PROGRAM LOAD command.




Figure 10-3. Program Execute Sequence Diagram



#### 10.5 Internal Data Move

The INTERNAL DATA MOVE command sequence programs or replaces data in a page with existing data. The INTERNAL DATA MOVE command sequence is as follows:

- 13H (PAGE READ to cache)
- Optional 84H/C4H/34H(PROGRAM LOAD RANDOM DATA)
- 06H (WRITE ENABLE)
- 10H (PROGRAM EXECUTE)
- 0FH (GET FEATURE command to read the status)

Prior to performing an internal data move operation, the target page content must be read out into the cache register by issuing a PAGE READ (13H) command. The PROGRAM LOAD RANDOM DATA (84H/C4H/72H) command can be issued, if user wants to update bytes of data in the page. New data is loaded in the 12-bit column address. If the random data is not sequential, another PROGRAM LOAD RANDOM DATA (84H/C4H/72H) command must be issued with the new column address. After the data is loaded, the WRITE ENABLE command must be issued, and then a PROGRAM EXECUTE (10H) command can be issued to start the programming operation.

## 10.6 Program Load Random Data (84H)

This command consists of an 8-bit Op code, followed by 4 dummy bits, and a 12-bit column address. New data is loaded in the column address provided with the 12 bits. If the random data is not sequential, then another PROGRAM LOAD RANDOM DATA (84H) command must be issued with a new column address, see Figure 10-4 for details. This command is only available during internal data move sequence.




Figure 10-4. Program Load Random Data Sequence Diagram


Note: when internal ECC disabled the Data Byte is 2176, when internal ECC enabled the Data Byte is 2112.



## 10.7 Program Load Random Data x4 (C4H/34H)

The Program Load Random Data x4 command (C4H/34H) is similar to the Program Load Random Data command (84H) but with the capability to input the data bytes by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0[0]) must be set to enable for the program load random data x4 command. SeeFigure10-5 for details. Those two commands are only available during internal data move sequence.

Figure 10-5. Program Load Random Data x4 Sequence Diagram



Note: when internal ECC disabled the Data is 2176, when internal ECC enabled the Data is 2112.



## 10.8 Program Load Random Data Quad IO (72H)

The Program Load Random Data Quad IO command (72H) is similar to the Program Load Random Data x4 command (C4H) but with the capability to input the 4 dummy bits, and a 12-bit column address by four pins: SIO0, SIO1, SIO2, and SIO3. The command sequence is shown below. The Quad Enable bit (QE) of feature (B0[0]) must be set to enable for the program load random data x4 command. See Figure10-6 for details. This command is only available during internal data move sequence.

CS# 8 11 12 13 14 15 16 17 18 19 20 3 9 10 SCLK Dummy<3:0: Byte1 Byte2 A11-A0 SI(SIO0) 72H SO(SIO1) WP#(SIO2) HOLD#(SIO3) CS# 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 SCLK Byte Byte11Byte12 SI(SIO0) SO(SIO1) WP#(SIO2) HOLD#(SIO3)

Figure 10-6. Program Load Random Data Quad IO Sequence Diagram


Note: when internal ECC disabled the Data is 2176, when internal ECC enabled the Data Byte is 2112.



#### 11 ERASE OPERATIONS

#### 11.1 Block Erase (D8H)

Figure11-1. Block Erase Sequence Diagram



The BLOCK ERASE (D8H) command is used to erase at the block level. The blocks are organized as 64 pages per block, 2176 bytes per page (2048 + 128 bytes). Each block is 136 Kbytes. The BLOCK ERASE command (D8H) operates on one block at a time. The command sequence for the BLOCK ERASE operation is as follows:

- 06H (WRITE ENBALE command)
- D8H (BLOCK ERASE command)
- 0FH (GET FEATURES command to read the status register)

Prior to performing the BLOCK ERASE operation, a WRITE ENABLE (06H) command must be issued. As with any command that changes the memory contents, the WRITE ENABLE command must be executed in order to set the WEL bit. If the WRITE ENABLE command is not issued, then the rest of the erase sequence is ignored. A WRITE ENABLE command must be followed by a BLOCK ERASE (D8H) command. This command requires a 24-bit address. After the row address is registered, the control logic automatically controls timing and erase-verify operations. The device is busy for terms time during the BLOCK ERASE operation. The GET FEATURES (0FH) command can be used to monitor the status of the operation.


When a block erase operation is in progress, user can issue normal read from cache commands (03H/0BH/3BH/6BH/BBH/EBH) to read the data in the cache.



## **12 RESET OPERATIONS**

## 12.1 Soft Reset (FFH)

Figure12-1. Reset Sequence Diagram



The RESET (FFH) command stops all operations. For example, in case of a program or erase or read operation, the reset command can make the device enter the wait state.

During a cache program or cache read, a reset can also stops the previous operation and the pending operation. The OIP status can be read from 300ns after the reset command is sent.



#### 13 ADVANCED FEATURES

## 13.1 OTP Region

The serial device offers a protected, One-Time Programmable NAND Flash memory area. 4 full pages (2176 bytes per page) are available on the device. Customers can use the OTP area any way they want, like programming serial numbers, or other data, for permanent storage. When delivered from factory, feature bit OTP\_PRT is 0.

To access the OTP feature, the user must set feature bits OTP\_EN/OTP\_PRT by SET FEATURES command. When the OTP is ready for access, pages 00h–03H can be programmed in sequential order by PROGRAM LOAD (02H) and PROGRAM EXECUTE (10H) commands ( when not yet protected), and read out by PAGE READ (13H) command and output data by READ from CACHE(03H/0BH/3BH/6BH/BBH/EBH).

Whether ECC is enabled or disabled, data written in the OTP area is ECC protected.

 OTP\_PRT
 OTP\_EN
 State

 x
 0
 Normal operation

 0
 1
 Access OTP region, read and program data.

 1
 1
 1. When the device power on state OTP\_PRT is 0, user can set feature bit OTP\_PRT and OTP\_EN to 1, then issue PROGRAM EXECUTE (10H) to lock OTP, and after that OTP\_PRT will permanently remain 1.

 2. When the device power on state OTP\_PRT is 1, user can only read the OTP region data.

Table13-1, OTP States

Note: The OTP space cannot be erased and after it has been protected, it cannot be programmed again, please use this function carefully.

#### Access to OTP data

- Issue the SET FEATURES command (1FH)
- Set feature bit OTP\_EN
- Issue the PAGE PROGRAM (only when OTP\_PRT is 0) or PAGE READ command

#### **Protect OTP region**

Only when the following steps are completed, the OTP\_PRT will be set and users can get this feature out with 0FH command

- Issue the SET FEATURES command (1FH)
- Set feature bit OTP\_EN and OTP\_PRT
- 06H (WRITE ENABLE)
- Issue the PROGRAM EXECUTE (10H) command.



#### 13.2 Block Protection

The block lock feature provides the ability to protect the entire device, or ranges of blocks, from the PROGRAM and ERASE operations. After power-up, the device is in the "locked" state, i.e., feature bits BP0, BP1and BP2 are set to 1, INV, CMP and BRWD are set to 0. To unlock all the blocks, or a range of blocks, the SET FEATURES command must be issued to alter the state of protection feature bits. When BRWD is set and WP# is LOW, none of the writable protection feature bits can be set. Also, when a PROGRAM/ERASE command is issued to a locked block, status bit OIP remains 0. When an ERASE command is issued to a locked block, program failure, 08h, is returned.

Table13-2. Block Lock Register Block Protect Bits

СМР	INV	BP2	BP1	BP0	Protect Rows	Protect Rows
					1G	
Х	х	0	0	0	NONE	None—all unlocked
0	0	0	0	1	FC00h $\sim$ FFFFh	Upper 1/64 locked
0	0	0	1	0	F800h $\sim$ FFFFh	Upper 1/32 locked
0	0	0	1	1	F000h $\sim$ FFFFh	Upper 1/16 locked
0	0	1	0	0	E000h $\sim$ FFFFh	Upper 1/8 locked
0	0	1	0	1	C000h $\sim$ FFFFh	Upper 1/4 locked
0	0	1	1	0	8000h $\sim$ FFFFh	Upper 1/2 locked
Х	х	1	1	1	0000h $\sim$ FFFFh	All locked (default)
0	1	0	0	1	0000h $\sim$ 03FFh	Lower 1/64 locked
0	1	0	1	0	0000h $\sim$ 07FFh	Lower 1/32 locked
0	1	0	1	1	0000h $\sim$ 0FFFh	Lower 1/16 locked
0	1	1	0	0	0000h $\sim$ 1FFFh	Lower 1/8 locked
0	1	1	0	1	0000h $\sim$ 3FFFh	Lower 1/4 locked
0	1	1	1	0	0000h $\sim$ 7FFFh	Lower 1/2 locked
1	0	0	0	1	0000h $\sim$ FBFFh	Lower 63/64 locked
1	0	0	1	0	0000h $\sim$ F7FFh	Lower 31/32 locked
1	0	0	1	1	0000h $\sim$ EFFFh	Lower 15/16 locked
1	0	1	0	0	0000h $\sim$ DFFFh	Lower 7/8 locked
1	0	1	0	1	0000h $\sim$ BFFFh	Lower 3/4 locked
1	0	1	1	0	0000h $\sim$ 003Fh	Block0
1	1	0	0	1	0400h $\sim$ FFFFh	Upper 63/64 locked
1	1	0	1	0	0800h $\sim$ FFFFh	Upper 31/32 locked
1	1	0	1	1	1000h $\sim$ FFFFh	Upper 15/16 locked
1	1	1	0	0	2000h $\sim$ FFFFh	Upper 7/8 locked
1	1	1	0	1	4000h $\sim$ FFFFh	Upper 3/4 locked
1	1	1	1	0	0000h $\sim$ 003Fh	Block0

When WP# is not LOW, user can issue bellows commands to alter the protection states as want.

<sup>•</sup> Issue SET FEATURES register write (1FH)

<sup>•</sup> Issue the feature bit address (A0h) and the feature bits combination as the table



## 13.3 Status Register and Driver Register

The NAND Flash device has an 8-bit status register that software can read during the device operation for operation state query. The status register can be read by issuing the GET FEATURES (0FH) command, followed by the feature address C0h or F0h (see FEATURE OPERATION). The Output Driver Register can be set and read by issuing the SET FEATURE (0FH) and GET FEATURE command followed by the feature address D0h (see FEATURE OPERATION).

Table13-3. Status Register Bit Descriptions

Bit	Bit Name	Description
P_FAIL	Program	This bit indicates that a program failure has occurred (P_FAIL set to 1). It will also be
	Fail	set if the user attempts to program an invalid address or a protected region, including
		the OTP area. This bit is cleared during the PROGRAM EXECUTE command
		sequence or a RESET command (P_FAIL = 0).
E_FAIL	Erase Fail	This bit indicates that an erase failure has occurred (E_FAIL set to 1). It will also be
		set if the user attempts to erase a locked region. This bit is cleared (E_FAIL = 0) at the
		start of the BLOCK ERASE command sequence or the RESET command.
WEL	Write	This bit indicates the current status of the write enable latch (WEL) and must be set
	Enable	(WEL = 1), prior to issuing a PROGRAM EXECUTE or BLOCK ERASE command. It
	Latch	is set by issuing the WRITE ENABLE command. WEL can also be disabled (WEL =
		0), by issuing the WRITE DISABLE command.
OIP	Operation	This bit is set (OIP = 1 ) when a PROGRAM EXECUTE, PAGE READ, BLOCK
	In Progress	ERASE, or RESET command is executing, indicating the device is busy. When the bit
		is 0, the interface is in the ready state.
ECCS1	ECC Status	ECCS provides ECC status as the following table.
ECCS0		ECCS and ECCSE are set to 00b either following a RESET, or at the beginning of the
ECCSE1		READ. They are then updated after the device completes a valid READ operation.
ECCSE0		ECCS and ECCSE are invalid if internal ECC is disabled (via a SET FEATURES
		command to reset ECC_EN to 0).
		After power-on RESET, ECC status is set to reflect the contents of block 0, page 0.

Table13-4. ECC Error Bits Descriptions

ECCS1	ECCS0	ECCSE1	ECCSE0	Description	
0	0	Х	Х	No bit errors were detected during the previous read algorithm.	
0	1	0	0	Bit errors( <u>&lt;</u> 4) were detected and corrected.	
0	1	0	1	Bit errors(=5) were detected and corrected.	
0	1	1	0	Bit errors(=6) were detected and corrected.	
0	1	1	1	Bit errors(=7) were detected and corrected.	
1	0	Х	Х	Bit errors greater than ECC capability(8 bits) and not corrected	
1	1	Х	Х	Bit errors reach ECC capability( 8 bits) and corrected	

#### Table13-5. Driver Register Bits Descriptions

DS_S1	DS_S0	Driver Strength
0	0	50%
0	1	25%
1	0	75%
1	1	100%

## 13.4 Assistant Bad Block Management

As a NAND Flash, the device may have blocks that are invalid when shipped from the factory, and a minimum number of valid blocks ( $N_{VB}$ ) of the total available blocks are specified. An invalid block is one that contains at least one page that has more bad bits than can be corrected by the minimum required ECC. Additional bad blocks may develop with use. However, the total number of available blocks will not fall below  $N_{VB}$  during the endurance life of the product.

Although NAND Flash memory devices may contain bad blocks, they can be used reliably in systems that provide bad-block management and error-correction algorithms, which ensure data integrity. Internal circuitry isolates each block from other blocks, so the presence of a bad block does not affect the operation of the rest of the NAND Flash array.

NAND Flash devices are shipped from the factory erased. The factory identifies invalid blocks before shipping by programming the Bad Block Mark (00h) to the first spare area location in each bad block. This method is compliant with ONFI Factory Defect Mapping requirements. See the following table for the bad-block mark.

System software should initially check the first spare area location for non-FFH data on the first page of each block prior to performing any program or erase operations on the NAND Flash device. A bad-block table can then be created, enabling system software to map around these areas. Factory testing is performed under worst-case conditions. Because invalid blocks may be marginal, it may not be possible to recover the bad-block marking if the block is erased.

To simplify the system requirement and guard the data integration, GigaDevice SPI NAND provides assistant Management options as below.

Table13-6. Bad Block Mark information

Description	Density	Requirement
Minimum number of valid blocks (N <sub>∨B</sub> )	1G	1004
Total available blocks per die	1G	1024
First spare area location		Byte 2048
Bad-block mark		00h(use non FFH to check)



#### 13.5 Internal ECC

The serial device offers data corruption protection by offering optional internal ECC. READs and PROGRAMs with internal ECC can be enabled or disabled by setting feature bit ECC\_EN. ECC is enabled after device power up, so the default READ and PROGRAM commands operate with internal ECC in the "active" state. To enable/disable ECC, perform the following command sequence:

- Issue the SET FEATURES command (1FH).
- Set the feature bit ECC\_EN as you want:
  - 1. To enable ECC, Set ECC\_EN to 1.
  - 2. To disable ECC, Clear ECC\_EN to 0.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If error bits are detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether or not the error correction was successful. The ECC Protection table below shows the ECC protection scheme used throughout a page.

With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below. User meta data I is not protected by internal ECC and User meta data II is protected by internal ECC.
  - ECC can protect main data and spare areas data. Any data wrote to the ECC area are ignored.

Min Byte Max Byte **ECC** Area Description **Address Address Protected** 000H 1FFH Yes Main 0 User data 0 200H 3FFH Yes Main 1 User data 1 400H Main 2 User data 2 5FFH Yes Main 3 User data 3 600H 7FFH Yes 800H 803H No<sup>(2)</sup> Spare 0 User meta 0 data I<sup>(1)</sup> 804H 80FH Spare 0 User meta 0 data II Yes No<sup>(2)</sup> User meta 1 data I 810H 813H Spare 1 81FH User meta 1 data II 814H Yes Spare 1 No<sup>(2)</sup> 820H 823H Spare 2 User meta 2 data I 824H 82FH Spare 2 User meta 2 data II Yes 830H 833H No<sup>(2)</sup> Spare 3 User meta 3 data I 834H 83FH Yes Spare 3 User meta 3 data II 840H 87FH Yes Spare area Internal ECC parity data

Table13-7. ECC Protection and Spare Area

#### Note:

- 1. 800H is reserved for initial bad block mark
- 2. There is no internal ECC for this area, so external protection must be provided by the user. Please see AN-00180-GD5FxGxxxExxx for detailed information
- 3. When Internal ECC is enabled, user cannot program the Address 840H~87FH but user can read the Address 840H~87FH.
- 4. When Internal ECC is disabled, the whole page area is open for user.



# **14 POWER ON TIMING**

Figure14-1. Power on Timing Sequence




Table14-1. Power-On Timing and Write Inhibit Threshold for 1.8V/3.3V

Symbol	Parame	ter	Min	Max	Unit
tVSL	VCC(min) To CS# Low		5		ms
\/\/\/	Write Inhibit Voltage	1.8V		1.7	\/
VWI		3.3V		2.5	V



## 15 ABSOLUTE MAXIMUM RATINGS

**Table15-1. Absolute Maximum Ratings** 


Parameter	Value	Unit
Ambient Operating Temperature	-40 to 105	°C
Storage Temperature	-65 to 150	°C
Applied Input/Output Voltage	-0.6 to VCC+0.4	V
VCC(3.3V)	-0.6 to 4.0	V
VCC(1.8V)	-0.6 to 2.5	V

Figure15-1. Input Test Waveform and Measurement Level

#### **Maximum Negative Overshoot Waveform**

# Vss 20ns 20ns 20ns 20ns

#### **Maximum Positive Overshoot Waveform**






## 16 CAPACITANCE MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN=0V
COUT	Output Capacitance			8	pF	VOUT=0V
CL	Load Capacitance	30			pF	
	Input Rise And Fall time			5	ns	
	Input Pulse Voltage	0.1VCC to 0.8VCC		V		
	Input Timing Reference Voltage	0.2VCC to 0.7VCC			V	
	Output Timing Reference Voltage		0.5VCC		V	

Figure 16-1. Input Test Waveform and Measurement Level





# 17 DC CHARACTERISTIC

 $(T=-40^{\circ}C\sim105^{\circ}C, VCC=1.7\sim2.0V/2.7\sim3.6V)$ 

Symbol	Parameter	Test Condition	Min.	Тур	Max.	Unit.
ILI	Input Leakage Current				±2	μA
ILO	Output Leakage Current				±2	μA
I <sub>CC1</sub>	Standby Current	CS#=VCC,			90(1)	μA
		V <sub>IN</sub> =VCC or VSS				
		CLK=0.1VCC /				
		0.9VCC			40	m A
		at 108MHz,			40	mA
	On a ration of Course at (Dand)	Q=Open(*1,*2,*4 I/O)				
Icc2	Operating Current (Read)	CLK=0.1VCC /				
		0.9VCC			30	mA
		at 80MHz,			30	IIIA
		Q=Open(*1,*2,*4 I/O)				
Іссз	Operation Current (PP)	CS#=VCC			40	mA
I <sub>CC4</sub>	Operation Current (BE)	CS#=VCC			40	mA
VIL	Input Low Voltage				0.2VCC	V
ViH	Input High Voltage		0.7VCC			V
VoL	Output Low Voltage	I <sub>OL</sub> =1.6mA			0.4	V
Voн	Output High Voltage	Іон =-100μΑ	VCC-0.2			V

Note: 1. When Temperature is 105°C, the maximum standby current is 200uA



# **18 AC CHARACTERISTICS**

(T= -40  $^{\circ}\text{C} \!\sim\! 105\,^{\circ}\text{C}$  , VCC=1.7~2.0V/2.7~3.6V, CL=30pf)

Symbol	Parameter	Min.	Тур.	Max.	Unit.
Fc	Serial Clock Frequency For: all command	DC.		120	MHz
tCH	Serial Clock High Time	4			ns
tCL	Serial Clock Low Time	4			ns
tCLCH	Serial Clock Rise Time (Slew Rate)	0.2			V/ns
tCHCL	Serial Clock Fall Time (Slew Rate)	0.2			V/ns
tSLCH	CS# Active Setup Time	5			ns
tCHSH	CS# Active Hold Time	5			ns
tSHCH	CS# Not Active Setup Time	5			ns
tCHSL	CS# Not Active Hold Time	5			ns
tSHSL/tCS	CS# High Time	20			ns
tSHQZ	Output Disable Time			20	ns
tCLQX	Output Hold Time	2			ns
tDVCH	Data In Setup Time	2			ns
tCHDX	Data In Hold Time	2			ns
tHLCH	Hold# Low Setup Time (relative to Clock)	5			ns
tHHCH	Hold# High Setup Time (relative to Clock)	5			ns
tCHHL	Hold# High Hold Time (relative to Clock)	5			ns
tCHHH	Hold# Low Hold Time (relative to Clock)	5			ns
tHLQZ	Hold# Low To High-Z Output			15	ns
tHHQX	Hold# High To Low-Z Output			15	ns
tCLQV	Clock Low To Output Valid			8	ns
tWHSL	WP# Setup Time Before CS# Low	20			ns
tSHWL	WP# Hold Time After CS# High	100			ns



## 19 PERFORMANCE TIMING

Symbol	Parameter	Min.	Тур.	Max.	Unit.
tRST	CS# High To Next Command After Reset(FFh)			500	us
tRD	Read From Array			80	us
tPROG	Page Programming Time		0.4	0.7	ms
tBERS	Block Erase Time		3	5	ms

Figure 19-1. Serial Input Timing




Figure 19-2. Output Timing






Figure19-3. Hold Timing





## Figure19-4. Reset Timing




Note: The maximum tRST depends on different operations.

Idle: maximum tRST = 5us;
Read: maximum tRST = 5us;
Program: maximum tRST = 10us;
Erase: maximum tRST = 500us;



## **20 ORDERING INFORMATION**




Note: (1) Industrial+: F grade has implemented additional test flows to ensure higher product quality than I grade.

(2) For temperature -40°C to 105°C products, please contact GD sales.



## 21 PACKAGE INFORMATION

Figure21-1. WSON8 (8\*6mm)



#### **Dimensions**


Symb	ool	^	A.1		b	-	D2	Е	E2		
Unit		Α	A1	С	D	D	D2	<b>E</b>	EZ	е	L
	Min	0.70	0.00	0.18	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom	0.75	0.02	0.20	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80	0.05	0.25	0.45	8.10	3.50	6.10	4.40		0.55
	Min	0.028	0	0.007	0.014	0.311	0.130	0.232	0.165		0.018
Inch	Nom	0.030	0.001	0.008	0.016	0.315	0.134	0.236	0.169	0.05	0.020
	Max	0.032	0.002	0.010	0.018	0.319	0.138	0.240	0.173		0.022

#### Note:

- 1. Both the package length and width do not include the mold flash.
- 2. The exposed metal pad area on the bottom of the package is floating.
- 3. Coplanarity ≤0.08mm. Package edge tolerance≤0.10mm.
- 4. The lead shape may be of little difference according to different package lead frames. These lead shapes are compatible with each other.



Figure21-2. SOP16 300MIL



## **Dimensions**


Syı	mbol			40		_	-	-	F4			1.4		
U	Init	Α	A1	A2	b	С	D	E	E1	е	L	L1	h	θ
	Min	-	0.10	2.05	0.31	0.10	10.20	10.10	7.40		0.40		0.25	0
mm	Nom	-	0.20	-	0.41	0.25	10.30	10.30	7.50	1.27	-	1.40	-	5
	Max	2.65	0.30	2.55	0.51	0.33	10.40	10.50	7.60		1.27		0.75	8
	Min	-	0.004	0.081	0.012	0.004	0.402	0.398	0.291		0.016		0.010	0
Inch	Nom	-	0.008	-	0.016	0.010	0.406	0.406	0.295	0.05		0.055	-	0.197
	Max	0.104	0.012	0.100	0.020	0.013	0.409	0.413	0.299		0.05		0.030	0.315

#### Note:

- 1. Both the package length and width do not include the mold flash.
- 2. Seating plane: Max. 0.1mm.



Figure21-3. TFBGA-24BALL (4\*6 ball array)




## **Dimensions**

Sy	mbol		A.4	40			D4	_	F4	_	05	op.
ι	Jnit	Α	A1	A2	b	D	D1	E	E1	е	SE	SD
	Min		0.25	0.70	0.35	5.90	3.00	7.90	5.00	1.00	0.50	0.50
mm	Nom		0.30	0.80	0.40	6.00	BSC	8.00	BSC	BSC	TYP	TYP
	Max	1.20	0.35	0.85	0.45	6.10	BSC	8.10	ВЗС	BSC	111	111
	Min		0.010	0.028	0.014	0.232	0.118	0.311	0.197	0.039	0.020	0.020
Inch	Nom		0.012	0.031	0.016	0.236	BSC	0.315	BSC	BSC	0.020 TYP	0.020 TYP
	Max	0.047	0.014	0.034	0.018	0.240	BSC	0.319	DSC	BSC	ITP	ITP

Note: Both the package length and width do not include the mold flash.



Figure21-4. LGA8 GD Type1 (8\*6 mm)



## **Dimensions**

Symb	ol	Α		A2								
Unit		GD	<b>A</b> 1	GD	С	b	D	D2	E	E2	е	L
		Type1		Type1								
	Min	0.70			0.15	0.35	7.90	3.30	5.90	4.20		0.45
mm	Nom		0.02	0.53	0.18	0.40	8.00	3.40	6.00	4.30	1.27	0.50
	Max	0.80			0.21	0.45	8.10	3.50	6.10	4.40		0.55
	Min	0.028			0.006	0.014	0.311	0.130	0.232	0.165		0.018
Inch	Nom		0.001	0.021	0.007	0.016	0.315	0.134	0.236	0.169	0.05	0,020
	Max	0.031			0.008	0.018	0.319	0.138	0.240	0.173		0.022



# **22 REVISION HISTORY**

Version No	Description	Date	Page
1.0	Initial Release	Apr. 21,2017	
	1. Add RESET function description with ch12.2		
1.1	2. Add RESET# pin on Connection Diagram ch2.2	May, 22, 2017	
	3. Add read UID		
1.2	Update LGA8 POD size	Jane, 23, 2017	
1.3	Modify Package WSON8 (8*6mm)	July,20,2017	
4.4	Modify the Number of Figure and Table	0 4 0047	
1,4	Modify some typo of Read Operation Sequence Diagram	Sep.1.2017	
1.5	Add the Note article 4 of Page Program	Oct.23.2017	
1.6	Add the chapter of Valid Part Numbers	Nov.3.2017	
	Add the description of 1Gb SLC NAND		
	Add the description of Reliability		
1.7	Delete Valid Part Number of GD5F1GQ4UE9IG	Dec.11.2017	
	Modify the Figure of Program Load Sequence Diagram typo		
	Modify the package of LGA8		
	Modify the package of WSON8,SOP16 300mil,TFBGA24		
1.8	Modify the typo of LGA8	Dec.27.2017	
	Add a note for Figure7-1		
	Modify some typo.		
	Add Temperature Range J:Industrial(-40°C to 105°C) and related		
	description		
	Change Memory Mapping CA from <12:0> to <11:0>		
1.9	Add a figure to description Read ID sequence	Feb.13.2018	
1.9	Add page size 2048bytes + 64bytes with ECC enabled	Feb. 13.2016	
	Modify figure 10-1,10-2,10-4,10-5,10-6 Byte from 2176 to		
	2176/2112, and add a note to explain		
	Merges chapters 2.1 and 20.1		
	Change the description of protection with WP# Pin		
2.0	Add Temperature Range F:Industrial+ (-40°C to 85°C)	Mar.12.2018	
	Modify the Value of Applied Input/ Output Voltage and VCC in		
2.1	Chapter15	Jul.20, 2018	
	Modify the description of package LGA8 (6*8mm)		
2.2	Update Ordering Information	Jul.25, 2018	
2.3	Add Note2 to Table13-7	Aug.21, 2018	
2.4	Modify the file name	Oct.16, 2018	
2.4	Update the Ordering Information	Joi. 10, 2016	
	Add package LGA8(6*5mm)		6/51
2.5	Add CPN GD5F1GQ4UE7IG GD5F1GQ4RE7IG in CH2.1	Nov.26, 2018	6
	Product List		



# SPI(x1/x2/x4) NAND Flash

**G** 

digapevice	OI I(XIIXZIXT) INAIND I IASII		10
	Add Note describe the spare size with Internal ECC ON.		4/9
	Add the Array Organization with Internal ECC ON.		9
	Add Note of Address with Internal ECC ON.		37
	Add "Power Off Timing" in Device Operation.		12
2.6	Correct the ID table, delete useless description.	Mar.22.2019	23
	Update the Important Notice. "Customers shall discard the device		53
	according to the local environmental law."		
	Correct "ABSOLUTE MAXIMUM RATINGS" Applied Input/ Output		39
	Voltage		
	Modify the same connection diagram description of the 8 pin		7
2.7	Package WSON8 & LGA8	Mov 10 2010	
2.7	Add Input Test Waveform and Measurement Level	May.10.2019	39
	Update Description in Ordering Information		45
	Add GD5F1GQ4REYIG to product list		6
2.0	Update WSON8/LGA8(8*6)/LGA8(6*5) Package view position	A 20 2040	46/49/50
2.8	Modify the descriptions of Industrial+ F grade in Ordering	Aug.30.2019	45
	information.		
	Remove package LGA8(6*5mm)		6/51
2.9	Remove CPN GD5F1GQ4UE7IG GD5F1GQ4RE7IG in CH2.1	Sep.25.2019	6
	Product List		
	Add GD5F1GQ4REYFG/GD5F1GQ4REYJG to product list		6
3.0	Update TFBGA(4*6 ball) Connection Diagram	Oct.16.2019	7
	Add Note of Reset Command Status Register bits		13
2.4	Add the description of the OTP Area ECC protected.	A== 00 0000	33
3.1	Modify the Storage Temperature to -65°C to 150°C	Apr.23.2020	39



## **Important Notice**

This document is the property of GigaDevice Semiconductor (Beijing) Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products. Customers shall discard the device according to the local environmental law.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and the Products and services described herein at any time, without notice.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for NAND Flash category:

Click to view products by Gigadevice manufacturer:

Other Similar products are found below:

EAN62827101 S34ML01G200GHI000 S34ML02G200TFI003 S34MS02G200BHI000 S34MS02G200TFI000 MT29F4G08ABADAWPITX:D MT29F2G08ABAEAH4:E GD5F1GQ4UBYIGR AS5F34G04SND-08LIN AS5F14G04SND-10LIN AS5F12G04SND-10LIN
AS5F31G04SND-08LIN AS5F18G04SND-10LIN AS5F38G04SND-08LIN MKDV32GCL-STL GD5F1GQ5UEYIGR GD5F1GQ5REYIGR
GD5F1GQ5UEYIGY S34MS01G204BHI013 S34ML02G200BHI003 S34MS02G200GHI000 GD5F1GQ5UEYIHR
MT29F1G08ABAEAWP-AITX:E S34ML02G104BHA013 MT29F1G08ABADAWP-IT:D TC58NVG0S3HTA00 MT29F4G08ABADAH4:D
MT29F2G01ABAGDWB-IT:G IS34ML01G084-TLI IS34MW01G164-BLI IS34ML01G084-BLI IS34ML01G081-BLI
MT29F4G08ABBDAHC-AIT:D TR MT29F4G08ABADAWP-IT:D S34MS04G100TF1000 MT29F32G08ABAAAWP-ITZ:A
S34ML02G200TFA000 S34ML08G201TFV000 S34ML02G200TFB000 S34MS01G200TF1000 S34ML01G100BHI000
S34ML01G100TF1000 S34ML01G200BHI000 S34ML01G200TF1000 S34ML04G200BHI000 S34ML04G200TF1000
MT29F2G08ABAEAH4-IT:E GD5F2GQ5UEYIGR IS34ML02G081-TLI