512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Features

- Single Voltage Read and Write Operations
 - 4.5-5.5V for GLS29EE512
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)Greater than 100 years Data Retention
- Low Power Consumption
 - Active Current: 20 mA (typical)
 Standby Current: 10 µA (typical)
- Fast Page-Write Operation
 - 128 Bytes per Page, 512 Pages
 - Page-Write Cycle: 5 ms (typical)
 - Complete Memory Rewrite: 2.5 sec (typical)
 - Effective Byte-Write Cycle Time: 39 µS (typical)
- Fast Read Access Time
 - 4.5-5.5V operation: 70 ns
- Latched Address and Data

- Automatic Write Timing
 - Internal V_{PP} Generation
- End of Write Detection
 - Toggle Bit
 - Data# Polling
- Hardware and Software Data Protection
- Product Identification can be accessed via Software Operation
- TLL I/O Compatibility
- JEDEC Standard
 - Flash EEPROM Pinouts and Command Sets
- Packages Available
 - 32-lead PLCC
 - 32-lead TSOP (8mm x 20mm)
- All Devices are RoHS Compliant

Product Description

GLS29EE512 Small-Sector Flash™ is a 64K x8 CMOS, Page-Write EEPROM manufactured with high-performance SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. GLS29EE512 writes with a single power supply. Internal Erase/Program is transparent to the user. GLS29EE512 conforms to JEDEC standard pin assignments for byte-wide memories.

Featuring high performance Page-Write, GLS29EE512 provides a typical Byte-Write time of 39 µsec. The entire memory, i.e., 64 KByte, can be written page-by-page in as little as 2.5 seconds, when using interface features such as Toggle Bit or Data# Polling to indicate the completion of a Write cycle. To protect against inadvertent write, GLS29EE512 have on-chip hardware and Software Data Protection schemes. Designed, manufactured and tested for a wide spectrum of applications, GLS29EE512 is offered with a guaranteed Page-Write endurance of 10,000 cycles. Data retention is rated at greater than 100 years.

GLS29EE512 is suited for applications that require convenient and economical updating of program, configuration, or data memory. For all system applications, GLS29EE512 significantly improves performance and reliability, while lowering power consumption. GLS29EE512 improves flexibility while lowering the cost for program, data, and configuration storage applications.

To meet high density, surface mount requirements, GLS29EE512 is offered in 32-lead PLCC and 32-lead TSOP packages. See Figures 1 and 2 for pin assignments.

Device Operation

The Greenliant Page-Write EEPROM offers in-circuit electrical write capability. GLS29EE512 does not require separate Erase and Program operations. The internally timed Write cycle executes both erase and program transparently to the user. GLS29EE512 has industry standard optional Software Data Protection, which Greenliant recommends always to be enabled. GLS29EE512 is compatible with industry standard EEPROM pinouts and functionality.

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Read

The Read operations of GLS29EE512 is controlled by CE# and OE#, both have to be low for the system to obtain data from the outputs. CE# is used for device selection. When CE# is high, the chip is deselected and only standby power is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high. Refer to the Read Cycle Timing diagram for further details (Figure 3).

Write

The Page-Write to GLS29EE512 should always use the JEDEC Standard Software Data Protection (SDP) command sequence. GLS29EE512 contains the optional JEDEC approved Software Data Protection scheme. Greenliant recommends that SDP always be enabled, thus, the description of the Write operations will be given using the SDP enabled format. The three-byte SDP Enable and SDP Write commands are identical; therefore, any time a SDP Write command is issued, Software Data Protection is automatically assured. The first time the three-byte SDP command is given, the device becomes SDP enabled. Subsequent issuance of the same command bypasses the data protection for the page being written. At the end of the desired Page-Write, the entire device remains protected. For additional descriptions, please see the application note, Protecting Against Unintentional Writes When Using Single Power Supply Flash Memories.

The Write operation consists of three steps. Step 1 is the three-byte load sequence for Software Data Protection. Step 2 is the byte-load cycle to a page buffer of GLS29EE512. Steps 1 and 2 use the same timing for both operations. Step 3 is an internally controlled Write cycle for writing the data loaded in the page buffer into the memory array for nonvolatile storage.

During both the SDP three-byte load sequence and the byte-load cycle, the addresses are latched by the falling edge of either CE# or WE#, whichever occurs last. The data is latched by the rising edge of either CE# or WE#, whichever occurs first. The internal Write cycle is initiated by the TBLco timer after the rising edge of WE# or CE#, whichever occurs first. The Write cycle, once initiated, will continue to completion, typically within 5 ms. See Figures 4 and 5 for WE# and CE# controlled Page-Write cycle timing diagrams and Figures 15 and 17 for flowcharts.

The Write operation has three functional cycles: the Software Data Protection load sequence, the page-load cycle, and the internal Write cycle. The Software Data Protection consists of a specific three-byte load sequence that allows writing to the selected page and will leave GLS29EE512 protected at the end of the Page-Write. The page-load cycle consists of loading 1 to 128 Bytes of data into the page buffer. The internal Write cycle consists of the TBLC0 time-out and the write timer operation. During the Write operation, the only valid reads are Data# Polling and Toggle Bit.

The Page-Write operation allows the loading of up to 128 Bytes of data into the page buffer of GLS29EE512 before the initiation of the internal Write cycle. During the internal Write cycle, all the data in the page buffer is written simultaneously into the memory array. Hence, the Page-Write feature of GLS29EE512 allows the entire memory to be written in as little as 2.5 seconds. During the internal Write cycle, the host is free to perform additional tasks, such as to fetch data from other locations in the system to set up the write to the next page. In each Page-Write operation, all the bytes that are loaded into the page buffer must have the same page address, i.e. A7 through A16. Any byte not loaded with user data will be written to FFH.

See Figures 4 and 5 for the Page-Write cycle timing diagrams. If after the completion of the three-byte SDP load sequence or the initial byte-load cycle, the host loads a second byte into the page buffer within a byte-load cycle time (TBLC) of 100 µs, GLS29EE512 will stay in the page-load cycle. Additional bytes are then loaded consecutively. The page-load cycle will be terminated if no additional byte is loaded into the page buffer within 200 µs (TBLCO) from the last byteload cycle, i.e., no subsequent WE# or CE# high-tolow transition after the last rising edge of WE# or CE#. Data in the page buffer can be changed by a subsequent byte-load cycle. The page-load period can continue indefinitely, as long as the host continues to load the device within the byte-load cycle time of 100 us. The page to be loaded is determined by the page address of the last byte loaded.

Software Chip-Erase

GLS29EE512 provides a Chip-Erase operation, which allows the user to simultaneously clear the entire memory array to the "1" state. This is useful when the entire device must be quickly erased.

The Software Chip-Erase operation is initiated by using a specific six-byte load sequence. After the load sequence, the device enters into an internally timed

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000

July 2018

cycle similar to the Write cycle. During the Erase operation, the only valid read is Toggle Bit. See Table 4 for the load sequence, Figure 9 for timing diagram, and Figure 18 for the flowchart.

Write Operation Status Detection

GLS29EE512 provides two software means to detect the completion of a Write cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ7) and Toggle Bit (DQ6). The end of write detection mode is enabled after the rising WE# or CE# whichever occurs first, which initiates the internal Write cycle.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ7 or DQ6. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling (DQ7)

When GLS29EE512 is in the internal Write cycle, any attempt to read DQ7 of the last byte loaded during the byte-load cycle will receive the complement of the true data. Once the Write cycle is completed, DQ7 will show true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid: valid data on the entire data bus will appear in subsequent successive Read cycles after an interval of 1 µs. See Figure 6 for Data# Polling timing diagram and Figure 16 for a flowchart.

Toggle Bit (DQ6)

During the internal Write cycle, any consecutive attempts to read DQ6 will produce alternating '0's and '1's, i.e., toggling between 0 and 1. When the Write cycle is completed, the toggling will stop. The device is then ready for the next operation. See Figure 7 for Toggle Bit timing diagram and Figure 15 for a flowchart. The initial read of the Toggle Bit will typically be a "1".

Data Protection

GLS29EE512 provide both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

Noise/Glitch Protection: A WE# or CE# pulse of less than 5 ns will not initiate a Write cycle.

<u>VDD Power Up/Down Detection</u>: The Write operation is inhibited when VDD is less than 2.5V.

Write Inhibit Mode: Forcing OE# low, CE# high, or WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

GLS29EE512 provides the JEDEC approved optional Software Data Protection scheme for all data alteration operations, i.e., Write and Chip-Erase. With this scheme, any Write operation requires the inclusion of a series of three byte-load operations to precede the data loading operation. The three-byte load sequence is used to initiate the Write cycle, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power-down. The GLS29EE512 is shipped with the Software Data Protection disabled.

The software protection scheme can be enabled by applying a three-byte sequence to the device, during a page-load cycle (Figures 4 and 5). The device will then be automatically set into the data protect mode. Any subsequent Write operation will require the preceding three-byte sequence. See Table 4 for the specific software command codes and Figures 4 and 5 for the timing diagrams. To set the device into the unprotected mode, a six-byte sequence is required. See Table 4 for the specific codes and Figure 8 for the timing diagram. If a Write is attempted while SDP is enabled the device will be in a non-accessible state for $\sim 300~\mu s$. Greenliant recommends Software Data Protection always be enabled. See Figure 16 for flowcharts.

GLS29EE512 Software Data Protection is a global command, protecting (or unprotecting) all pages in the entire memory array once enabled (or disabled). Therefore, using SDP for a single Page-Write will enable SDP for the entire array. Single pages by themselves cannot be SDP enabled or disabled, although the page addressed during the SDP write will be written.

Single power supply reprogrammable nonvolatile memories may be unintentionally altered. Greenliant strongly recommends that Software Data Protection (SDP) always be enabled. GLS29EE512 should be programmed using the SDP command sequence. Greenliant recommends the SDP Disable Command Sequence not be issued to the device prior to writing.

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Please refer to the following application note for more information on using SDP, *Protecting Against Unintentional Writes When Using Single Power Supply Flash Memories*.

Product Identification


The Product Identification mode identifies the device as GLS29EE512 and manufacturer as Greenliant. This mode is accessed via software. For details, see Table 4, Figure 10 for the software ID entry, and Read timing diagram and Figure 17 for the ID entry command sequence flowchart.

Table 1: Product Identification

	Address	Data
Manufacturer's ID	0000H BFH	0000H BFH
Device ID		
GLS29EE512	0001H 5DH	0001H 5DH

Product Identification Mode Exit

In order to return to the standard Read mode, the Software Product Identification mode must be exited. Exiting is accomplished by issuing the Software ID Exit (reset) operation, which returns the device to the Read operation. The Reset operation may also be used to reset the device to the Read mode after an inadvertent transient condition that apparently causes the device to behave abnormally, e.g., not read correctly. See Table 4 for software command codes, Figure 11 for timing waveform, and Figure 17 for a flowchart.





Datasheet 11.000 July 2018




Figure 1: Pin Assignment for 32-Lead PLCC




Figure 2: Pin Assignment for 32-Lead TSOP

Table 2: Pin Description

Symbol	Pin Name	Functions
Syllibol	FIII Name	Pullulions
A ₁₅ -A ₇	Row Address Inputs	To provide memory addresses. Row addresses define a page for a Write cycle.
A_6-A_0	Column Address Inputs	Column Addresses are toggled to load page data
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low.
OE#	Output Enable	To gate the data output buffers.
WE#	Write Enable	To control the Write operations.
V_{DD}	Power Supply	To provide: 5.0V supply (4.5-5.5V) for GLS29EE512
Vss	Ground	
NC	No Connection	Unconnected pins.

T2.3 1060

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Table 3: Operation Modes Selection

Mode	CE#	OE#	WE#	DQ	Address
Read	V _{IL}	V _{IL}	V _{IH}	D _{OUT}	A _{IN}
Page-Write	V _{IL}	V_{IH}	VIL	D _{IN}	A _{IN}
Standby	V _{IH}	X ¹	Х	High Z	x
Write Inhibit	X	V _{IL}	X	High Z/ D _{OUT}	x
	X	Х	V_{IH}	High Z/ D _{OUT}	x
Software Chip-Erase	V _{IL}	V_{IH}	VIL	D _{IN}	A _{IN.} See Table 4
Product Identification					
Software Mode	VIL	V _{IH}	V _{IL}	Manufacturer's ID (BFH) Device ID ²	See Table 4
SDP Enable Mode	VIL	V_{IH}	V _{IL}		See Table 4
SDP Disable Mode	VIL	V_{IH}	V_{IL}		See Table 4

T3.4 1060

- 1. X can be V_{IL} or V_{IH} , but no other value.
- 2. Device ID = 5DH for GLS29EE512

Table 4: Software Command Sequence

			•															
Command Sequence	1st Bus Write Cycle		2nd Bus Write Cycle		3rd Bus 4th Bus Write Cycle Write Cycle				-						5th B Write C		6th E Write (
	Addr1	Data	Addr1	Data	Addr1	Data	Addr1	Data	Addr1	Data	Addr1	Data						
Software Data Protect Enable & Page-Write	5555H	AAH	2AAAH	55H	5555H	A0H	Addr ²	Data										
Software Chip- Erase ³	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H						
Software ID Entry ^{4,5}	5555H	AAH	2AAAH	55H	5555H	90H												
Software ID Exit	5555H	AAH	2AAAH	55H	5555H	F0H												
Alternate Software ID Entry ⁶	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	60H						

T4.4 1060

- 1. Address format A_{14} - A_0 (Hex), Address A_{15} can be V_{IL} or V_{IH} ,, but no other value
- 2. Page-Write consists of loading up to 128 Bytes (A₆-A₀)
- 3. The software Chip-Erase function is not supported by the industrial temperature part. Please contact Greenliant if you require this function for an industrial temperature part.
- 4. The device does not remain in Software Product ID mode if powered down.
- 5. With A_{14} - A_1 = 0; Greenliant Manufacturer's ID = BFH, is read with A_0 = 0, GLS29EE512 Device ID = 5DH, is read with A_0 = 1
- 6. Alternate six-byte Software Product ID Command Code

Note: This product supports both the JEDEC standard three-byte command code sequence and Greenliant's original six-byte command code sequence. For new designs, Greenliant recommends that the three-byte command code sequence be used.

GLS FS0019 Rev. 01



Datasheet 11.000 July 2018

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this datasheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to VDD+0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to VDD+2.0V
Voltage on A9 Pin to Ground Potential	0.5V to 14.0V
Package Power Dissipation Capability (TA = 25°C)	
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Solder Reflow Temperature ¹	260°C for 10 seconds
Output Short Circuit Current ²	100 mA

- 1. All packages are 260°C capable in both non-Pb and with-Pb solder versions.
- 2. Outputs shorted for no more than one second. No more than one output shorted at a time.

Operating Range for GLS29EE512

Range	Ambient Temp	V _{DD}
Commercial	0°C to +70°C	4.5-5.5V
Industrial	-40°C to +85°C	4.5-5.5V

AC Conditions of Test

Input Rise/Fall Time	
Output Load	1 TTL Gate and C _L = 100 pF
See Figures 12 and 13	

Table 5: DC Operating Characteristics VDD = 4.5-5.5V for GLS29EE512

		I	Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	Power Supply Current				Address input=V _{ILT} /V _{IHT} , at f=1/T _{RC} Min, V _{DD} =V _{DD} Max
	Read		30	mA	CE#=OE#=V _{IL} , WE#=V _{IH} , all I/Os open
	Program and Erase		50	mA	CE#=WE#=V _{IL} , OE#=V _{IH} , V _{DD} =V _{DD} Max
I _{SB1}	Standby V _{DD} Current (TTL input)		3	mA	CE#=OE#=WE#=V _{IH} , V _{DD} =V _{DD} Max
I _{SB2}	Standby V _{DD} Current (CMOS input)		50	μA	CE#=OE#=WE#=V _{DD} -0.3V, V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
ILO	Output Leakage Current		10	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _{IL}	Input Low Voltage		8.0	V	V _{DD} =V _{DD} Min
V_{IH}	Input High Voltage	2.0		V	V _{DD} =V _{DD} Max
VoL	Output Low Voltage		0.4	V	I _{OL} =2.1 mA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	2.4		V	I _{OH} =-400 μA, V _{DD} =V _{DD} Min

T5.2 1060

GLS FS0019 Rev. 01

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Table 6: Reliability Characteristics

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
I _{LTH} ¹	Latch Up	100	mA	JEDEC Standard 78

T6.5 1060

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

AC Characteristics

Table 7: Read Cycle Timing Parameters for GLS29EE512

Symbol	Parameter	Min	Max	Units
T _{RC}	Read Cycle Time	70		ns
T _{CE}	Chip Enable Access Time		70	ns
T _{AA}	Address Access Time		70	ns
ToE	Output Enable Access Time		30	ns
T _{CLZ} ¹	CE# Low to Active Output	0		ns
T _{OLZ} ¹	OE# Low to Active Output	0		ns
T _{CHZ} ¹	CE# High to High-Z Output		20	ns
T _{OHZ} ¹	OE# High to High-Z Output		20	ns
T _{OH} ¹	Output Hold from Address Change	0		ns

T7.3 1060

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

Table 8: Page-Write Cycle Timing Parameters

Symbol	Parameter	Min	Max	Units
Twc	Write Cycle (Erase and Program)		10	ms
T _{AS}	Address Setup Time	0		ns
T _{AH}	Address Hold Time	50		ns
T _{CS}	WE# and CE# Setup Time	0		ns
T _{CH}	WE# and CE# Hold Time	0		ns
T _{OES}	OE# High Setup Time	0		ns
T _{OEH}	OE# High Hold Time	0		ns
T _{CP}	CE# Pulse Width	70		ns
T _{WP}	WE# Pulse Width	70		ns
T _{DS}	Data Setup Time	35		ns
T _{DH} ¹	Data Hold Time	0		ns
T _{BLC} ¹	Byte Load Cycle Time	0.05	100	μs
T _{BLCO} ¹	Byte Load Cycle Time	200		μs
T _{IDA} 1	Software ID Access and Exit Time		10	μs
T _{SCE}	Software Chip-Erase		20	ms

T8.6 1060

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.






Figure 3: Read Cycle Timing Diagram




Figure 4: WE# Controlled Page-Write Cycle Timing Diagram






Figure 5: CE# Controlled Page-Write Cycle Timing Diagram




Figure 6: Data# Polling Timing Diagram






Figure 7: Toggle Bit Timing Diagram




Figure 8: Software Data Protect Disable Timing Diagram






Figure 9: Software Chip-Erase Timing Diagram




Figure 10: Software ID Entry and Read






Figure 11: Software ID Exit and Reset






Figure 12: AC Input/Output Reference Waveforms




Figure 13: Test Load Example






Figure 14: Write Algorithm






Figure 15: Wait Options






Figure 16: Software Data Protection Flowcharts






Figure 17: Software Product Command Flowcharts







Figure 18: Software Chip-Erase Command Codes

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Product Ordering Information



Valid Combinations

Valid product combinations are those that are in the mass production or will be in the mass production. Consult your Greenliant sales representative to confirm availability of the valid combinations and to determine availability of new product combinations.

GLS29EE512-70-4C-NHE GLS29EE512-70-4C-EHE GLS29EE512-70-4I-NHE GLS29EE512-70-4I-EHE


Note: The software Chip-Erase function is not supported by the industrial temperature part. Please contact Greenliant if this function is required in an industrial temperature part.

512 Kbit (64K x8) Page-Write EEPROM



Datasheet 11.000 July 2018

Package Diagrams




32-Lead Plastic Lead Chip Carrier (PLCC) Greenliant Package Code: NH

GLS FS0019 Rev. 01



Datasheet 11.000 July 2018



32-Lead Thin Small Outline Package (TSOP) 8mm x 20mm Greenliant Package Code: EH

GLS FS0019 Rev. 01



Datasheet 11.000 July 2018

Table 9: Revision History

Number	Description	Date
06.000	2002 Data Book	May 2002
07.000	 WH package no longer offered Removed the SST29EE512 90 ns Read Access Time Removed the SST29LE512 200 ns Read Access Time Removed the SST29VE512 250 ns Read Access Time Clarified IDD Write to be Program and Erase in Table 6 on page 11 	March 2003
08.000	2004 Data Book Added non-Pb MPNs and removed footnote (See page 22)	November 2003
09.000	 Removed 2.7V and 3V devices, and associated MPNs; refer to EOL Product Data Sheet S71060(01) Added RoHS compliance information on page 1 and in the "Product Ordering Information" on page 22 Clarified the Solder Temperature Profile under "Absolute Maximum Stress Ratings" on page 9 	September 2005
10.000	Transferred from SST to Greenliant	May 2010
11.000	PH package no longer offered	July 2018

© 2018 Greenliant. All rights reserved.

Greenliant and the Greenliant logo are registered trademarks, and Small-Sector Flash is a trademark of Greenliant. All other trademarks and registered trademarks are the property of their respective owners.

Specifications are subject to change without notice. Memory sizes denote raw storage capacity; actual usable capacity may be less.

Greenliant makes no warranty for the use of its products other than those expressly contained in the Greenliant Terms and Conditions of Sale.

www.greenliant.com

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by Greenliant manufacturer:

Other Similar products are found below:

M29F040-70K6 718278CB 718620G 444358RB 444362FB BR93C46-WMN7TP EEROMH CAT25320YIGT-KK LE24C162-R-E 5962-8751409YA BR9016AF-WE2 LE2464DXATBG CAS93C66VP2I-GT3 W60002FT20T CAT24S128C4UTR ZD24C64B-SSGMA0 BL24C04F-RRRC S-25C040A0I-I8T1U AT24C256BY7-YH-T M24C64-DFCT6TPK BR24C21FJ-E2 BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FVJ-WE2 BR24S16FJ-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 CAT24C64C4CTR CHL24C32WEGT3 AT28HC256E-12SU-T AT93C46DY6-YH-T 93LC66BT-I/ST BR24T02FVT-WSGE2 M35B32-WMN6TP M24C64-FMC6TG M24C08-WDW6TP CAT25080VP2IGTQH CAT25020ZIGT-QP CAT24C01VP2I-GT3 CAT93C76BZI-GT3 CAT64LC40WI-T3 CAT25256HU4E-GT3 CAT25128VP2I-GT3 CAT25040VP2I-GT3 CAT25020VP2I-GT3 CAT24C16ZI-G CAT24C05LI-G CAT24C01ZI-G