

Hex Schmitt-Trigger Inverter

High-Performance Silicon-Gate CMOS


The 74HC14 is identical in pinout to the LS14, LS04 and the HC04. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

The HC14 is useful to “square up” slow input rise and fall times. Due to hysteresis voltage of the Schmitt trigger, the HC14 finds applications in noisy environments.


Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 μ A
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7A Requirements
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 60 FETs or 15 Equivalent Gates
- These are Pb-Free Devices


SOP -14



DIP -14




Pinout: 14-Lead Packages (Top View)



FUNCTION TABLE

Inputs	Outputs
A	Y
L	H
H	L

LOGIC DIAGRAM



MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	– 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	– 0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	– 0.5 to V _{CC} + 0.5	V
I _{in}	DC Input Current, per Pin	±20	mA
I _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T _{stg}	Storage Temperature Range	– 65 to + 150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds SOIC or TSSOP Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND ≤ (V_{in} or V_{out}) ≤ V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

†Derating — SOIC Package: – 7 mW/°C from 65° to 125°C

TSSOP Package: – 6.1 mW/°C from 65° to 125°C

For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V	
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V	
T _A	Operating Temperature Range, All Package Types	– 55	+ 125	°C	
t _r , t _f	Input Rise/Fall Time (Figure 1)	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V	0 0 0	No Limit* No Limit* No Limit*	ns

*When V_{in} = 50% V_{CC}, I_{CC} > 1mA

DC CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Condition	V _{CC} (V)	Guaranteed Limit			Unit
				-55 to 25°C	≤85°C	≤125°C	
V _{T+} max	Maximum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} = 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	1.50 2.15 3.15 4.20	1.50 2.15 3.15 4.20	1.50 2.15 3.15 4.20	V
V _{T+} min	Minimum Positive-Going Input Threshold Voltage (Figure 3)	V _{out} = 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	1.0 1.5 2.3 3.0	0.95 1.45 2.25 2.95	0.95 1.45 2.25 2.95	V
V _{T-} max	Maximum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} = V _{CC} - 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	0.9 1.4 2.0 2.6	0.95 1.45 2.05 2.65	0.95 1.45 2.05 2.65	V
V _{T-} min	Minimum Negative-Going Input Threshold Voltage (Figure 3)	V _{out} = V _{CC} - 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	0.3 0.5 0.9 1.2	0.3 0.5 0.9 1.2	0.3 0.5 0.9 1.2	V
V _{Hmax} Note 2	Maximum Hysteresis Voltage (Figure 3)	V _{out} = 0.1V or V _{CC} - 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	1.20 1.65 2.25 3.00	1.20 1.65 2.25 3.00	1.20 1.65 2.25 3.00	V
V _{Hmin} Note 2	Minimum Hysteresis Voltage (Figure 3)	V _{out} = 0.1V or V _{CC} - 0.1V I _{out} ≤ 20µA	2.0 3.0 4.5 6.0	0.20 0.25 0.40 0.50	0.20 0.25 0.40 0.50	0.20 0.25 0.40 0.50	V
V _{OH}	Minimum High-Level Output Voltage	V _{in} ≤ V _{T-} min I _{out} ≤ 20µA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V _{in} ≤ V _{T-} min I _{out} ≤ 2.4mA I _{out} ≤ 4.0mA I _{out} ≤ 5.2mA	3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V _{OL}	Maximum Low-Level Output Voltage	V _{in} ≥ V _{T+} max I _{out} ≤ 20µA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V _{in} ≥ V _{T+} max I _{out} ≤ 2.4mA I _{out} ≤ 4.0mA I _{out} ≤ 5.2mA	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	µA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{in} = V _{CC} or GND I _{out} = 0µA	6.0	2.0	20	40	µA

- Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).
- V_{Hmin} > (V_{T+} min) - (V_{T-} max); V_{Hmax} = (V_{T+} max) - (V_{T-} min).

AC CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

Symbol	Parameter	V_{CC} (V)	Guaranteed Limit			Unit
			-55 to 25°C	≤85°C	≤125°C	
t_{PLH} , t_{PHL}	Maximum Propagation Delay, Input A or B to Output Y (Figures 1 and 2)	2.0 3.0 4.5 6.0	75 30 15 13	95 40 19 16	110 55 22 19	ns
t_{TLH} , t_{THL}	Maximum Output Transition Time, Any Output (Figures 1 and 2)	2.0 3.0 4.5 6.0	75 27 15 13	95 32 19 16	110 36 22 19	ns
C_{in}	Maximum Input Capacitance		10	10	10	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

CPD	Power Dissipation Capacitance (Per Inverter)*	Typical @ 25°C, $V_{CC} = 5.0\text{ V}$		pF
		22		

* Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$. For load considerations, see Chapter 2 of the ON Semiconductor High-Speed CMOS Data Book (DL129/D).





Figure 1. Switching Waveforms



*Includes all probe and jig capacitance

Figure 2. Test Circuit




Figure 3. Typical Input Threshold, V_{T+} , V_{T-} versus Power Supply Voltage




Figure 4. Typical Schmitt-Trigger Applications

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Inverters](#) category:

Click to view products by [HGSEMI](#) manufacturer:

Other Similar products are found below :

[5962-8550101CA](#) [E5-652Z](#) [NL17SGU04P5T5G](#) [NLX2G04BMX1TCG](#) [412327H](#) [022413E](#) [NL17SG14AMUTCG](#) [NLU2G04AMUTCG](#)
[NLU2GU04BMX1TCG](#) [NLV14049UBDR2G](#) [NLV14069UBDTR2G](#) [NLV17SZ14DFT2G](#) [NLVVHC1G05DFT2G](#) [74LVC2G17FW4-7](#)
[NLU2G04CMX1TCG](#) [NLV17SZ06DFT2G](#) [NLV27WZ04DFT2G](#) [NLV74HCT14ADTR2G](#) [NLX2G14CMUTCG](#) [NLU1G04AMX1TCG](#)
[SNJ54ACT14W](#) [SNJ54AC04W](#) [NCV1729SN35T1G](#) [TC74VHC04FK\(EL,K\)](#) [NLV74HC04ADTR2G](#) [NLV17SZ04DFT2G](#) [74AUP2G04FW3-](#)
[7](#) [NLU1G04AMUTCG](#) [NLX2G04CMUTCG](#) [NLX2G04AMUTCG](#) [NLV74ACT00DR2G](#) [NLV74AC14DR2G](#) [NLV37WZ14USG](#)
[NLV27WZ04DFT1G](#) [NLV14106BDG](#) [NLU1GU04CMUTCG](#) [NLU1GT14AMUTCG](#) [NLU1G04CMUTCG](#) [NL17SZU04P5T5G](#)
[NL17SG14DFT2G](#) [74LVC06ADTR2G](#) [74LVC04ADR2G](#) [TC7SZ04AFS,L3J](#) [NLU1GT04AMUTCG](#) [NLV37WZ04USG](#)
[NLX3G14FMUTCG](#) [NL17SZ04P5T5G](#) [NL17SG14P5T5G](#) [NLV27WZU04DFT2G](#) [LV0008G100-4EOFN](#)