



8-BIT PARALLEL-LOAD SHIFT REGISTERS

FEATURES

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-µA Max I_{cc}
- Typical t_{pd} = 13 ns
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Complementary Outputs
- Direct Overriding Load (Data) Inputs
- Gated Clock Inputs
- Parallel-to-Serial Data Conversion

DESCRIPTION

The 'HC165 devices are 8-bit parallel-load shift registers that, when clocked, shift the data toward a serial (Q_H) output. Parallel-in access to each stage is provided by eight individual direct data (A-H) inputs that are enabled by a low level at the shift/load (SH/LD) input. The 'HC165 devices also feature a clock-inhibit (CLK INH) function and a complementary serial ($\overline{Q}H$) output.


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/LD is held high and CLK INH is held low. The functions of CLK and CLK INH are interchangeable. Since a low CLK and a lowto-high transition of CLK INH also accomplish clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/LD is held high. While SH/LD is low, the parallel inputs to the register are enabled independently of the levels of the CLK, CLK INH, or serial (SER) inputs.

(TOP VIEW) V_CC CLK SH/ 20 19 2 1 D Е 18 F 5 17 С NC 6 16 NC G Π7 В 15 Н 8 A 10 11 12 13 SER Зg ď

SN54HC165 ... FK PACKAGE

NC - No internal connection

SN54HC165 ... J or W PACKAGE SN74HC165 ... D, DB, N, NS, OR PW PACKAGE (TOP VIEW)






FUNCTION TABLE

	INPUTS	FUNCTION	
SH/LD	CLK	CLK INH	FUNCTION
L	Х	Х	Parallel load
н	Н	Х	No change
н	Х	н	No change
н	L	↑	Shift ⁽¹⁾
Н	↑	L	Shift ⁽¹⁾


(1) Shift = content of each internal register shifts toward serial output Q_{H} . Data at SER is shifted into the first register.



Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages.









ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			VALUE	UNITS
V _{CC}	Supply voltage range		-0.5 to 7	V
I _{IK}	Input clamp current	$V_{\rm I} < 0 \text{ or } V_{\rm I} > V_{\rm CC}^{(2)}$	±20	mA
I _{OK}	Output clamp current	$V_{\rm O} < 0 \text{ or } V_{\rm O} > V_{\rm CC}^{(2)}$	±20	mA
I _O	Continuous output current	$V_0 = 0$ to V_{CC}	±25	mA
	Continuous current through V $_{CC}$ or G	SND	±50	mA
		D package	73	°C/W
		DB Package	82	°C/W
θ _{JA} ⁽³⁾	Package thermal impedance	N package	67	°C/W
		NS package	64	°C/W
		PW package	108	°C/W
T _{stg}	Storage temperature range	· · ·	-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			SI	SN54HC165		SN74HC165			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage		2	5	6	2	5	6	V	
		$V_{CC} = 2 V$	1.5			1.5				
V _{IH} High-level input voltage	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
V _{IL} Low level input		$V_{CC} = 2 V$			0.5			0.5		
	Low level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		V _{CC} = 6 V			1.8			1.8		
VI	Input voltage	· · ·	0		V _{CC}	0		V_{CC}	V	
Vo	Output voltage		0		V _{CC}	0		V_{CC}	V	
		$V_{CC} = 2 V$			1000			1000		
$\Delta t / \Delta v^{(2)}$	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns	
		$V_{CC} = 6 V$			400			400		
T _A	Operating free-air temperature		-55		125	-40		125	°C	

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) If this device is used in the threshold region (from V_{IL} max = 0.5 V to V_{IH} min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at $t_t = 1000$ ns and $V_{CC} = 2$ V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vcc	T _A = 25°C		SN54HC165 –55°C TO 125°C		SN74HC165 –40°C TO 85°C		Recommended SN74HC165 –40°C TO 125°C		UNIT			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
			2 V	1.9	1.998		1.9		1.9		1.9				
		I _{OH} = −20 μA	4.5 V	4.4	4.499		4.4		4.4		4.4				
V _{OH}	$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		5.9		V		
				$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		3.7		
			I _{OH} = −5.2 mA	6 V	5.48	5.8		5.2		5.34		5.2			
	V _I = V _{IH} or V _{IL}			2 V		0.002	0.1	0.1			0.1		0.1		
		$I_{OL} = 20 \ \mu A$	4.5 V		0.001	0.1	0.1			0.1		0.1			
V _{OL}		or V _{IL}	6 V		0.001	0.1	0.1			0.1		0.1	V		
		$I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26	0.4			0.33		0.4			
		I _{OL} = 5.2 mA	6 V		0.15	0.26	0.4			0.33		0.4			
l _i	$V_I = V_{CC} \text{ or } 0$		6 V		±0.1	±100	±1000			±1000		±1000	nA		
I _{CC}	$V_1 = V_{CC} \text{ or } 0,$	I _O = 0	6 V			8	160			80		160	μA		
C _i			2 V to 6 V		3	10	10			10		10	pF		



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted)

	· · · ·		V _{cc}	T _A = 2		SN54HC165 –55°C TO 125°C		SN74HC165 –40°C TO 85°C		Recommended SN74HC165 –40°C TO 125°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
			2 V		6		4.2		5		4.2	
f _{clock}	clock frequency		4.5 V		31		21		25		21	MHz
			6 V		36		25		29		25	
			2 V	80		120		100		120		
		SH/LD low	4.5 V	16		24		20		24		
	Pulse duration		6 V	14		20		17		20		
t _w	Pulse duration		2 V	80		120		100		120		ns
		CLK high or low	4.5 V	16		24		20		24		
			6 V	14		20		17		20		
			2 V	80		120		100		120		
		SH/LD high before CLK↑	4.5 V	16		24		20		24		-
			6 V	14		20		17		20		
			2 V	40		60		50		60		
		SER before CLK↑	4.5 V	8		12		10		12		
			6 V	7		10		9		10		
		CLK INH low before CLK↑	2 V	100		150		125		150		ns
t _{su}	Setup time		4.5 V	20		30		25		30		
			6 V	17		25		21		25		
			2 V	40		60		50		60		
		CLK INH high before CLK↑	4.5 V	8		12		10		12		
		OEN	6 V	7		10		9		10		
			2 V	100		150		125		150		
		Data before SH/LD↓	4.5 V	20		30		25		30		
			6 V	17		26		21		26		
			2 V	5		5		5		5		
		SER data after CLK↑	4.5 V	5		5		5		5		ns
			6 V	5		5		5		5		
t _h	Hold time		2 V	5		5		5		5		
		PAR data after SH/LD↓	4.5 V	5		5		5		5		
			6 V	5		5		5		5		1



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 3)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	т	_A = 25°C		SN54HC –55°C TO		SN74H -40°C TC		Recomme SN74HC –40°C TO	:165	UNIT	
		. ,		MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
			2 V	6	13		4.2		5		4.2			
f _{max}			4.5 V	31	50		21		25		21		MHz	
			6 V	36	62		25		29		25			
			2 V		80	150		225		190		225		
	SH/LD Q _H or	SH/LD	Q_H or \overline{Q}_H	4.5 V		20	30		45		38		45	
			6 V		16	26		38		32		38		
			2 V		75	150		225		190		225		
t _{pd}	CLK	Q_H or \overline{Q}_H	4.5 V		15	30		45		38		45	ns	
			6 V		13	26		38		32		38		
			2 V		75	150		225		190		225		
	н	Q_H or \overline{Q}_H	4.5 V		15	30		45		38		45		
			6 V		13	26		38		32		38		
			2 V		38	75		110		95		110		
t _t		Any	4.5 V		8	15		22		19		22	ns	
			6 V		6	13		19		16		19		

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	75	pF





PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω, t_r = 6 ns, t_f = 6 ns.
- C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Counter Shift Registers category:

Click to view products by HGSEMI manufacturer:

Other Similar products are found below :

 5962-8956101EA
 MC10E446FNG
 74HC195N
 74HC4516N
 74HCT182N
 HEF4021BD
 HEF4534BP
 MC144111P
 NLV74HC165ADTR2G

 5962-9172201M2A
 MC74HC597ADG
 MC100EP142MNG
 MC100EP016AMNG
 5962-9172201MFA
 MC74HC164BDR2G

 TC74HC165AP(F)
 74AHC164T14-13
 MC74LV594ADR2G
 NLV14094BDTR2G
 NLV74HC595ADTG
 MC74HC165AMNTWG

 TPIC6C595PWG4
 74VHC164MTCX
 CD74HC195M96
 CD4073BM96
 CD4053BM96
 MM74HC595MTCX
 74HCT164T14-13

 74HCT164S14-13
 74HC4094D-Q100J
 NLV14014BFELG
 NLV74HC165ADR2G
 NLV74HC589ADTR2G
 NPIC6C595D-Q100,11

 NPIC6C595PW,118
 NPIC6C596ADJ
 NPIC6C596APW-Q100J
 NPIC6C596D-Q100,11
 BU4094BCFV-E2
 74HC164D14

 74HC164T14-13
 TPIC6C596PWRG4
 STPIC6D595MTR
 STP08CP05MTR
 CD74HC123E
 74HC164D.653
 74HC165D.653

 74HCT165D.652
 74HCT164D.652

 STPIC6D595MTR
 STP08CP05MTR
 CD74HC123E
 74HC164D.653
 74HC165D.653