


## 4-BIT SYNCHRONOUS UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)

### FEATURES

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80- $\mu$ A Max ICC
- Typical tpd = 20 ns
- $\pm$ 4-mA Output Drive at 5 V
- Low Input Current of 1  $\mu$ A Max
- Look-Ahead Circuitry Enhances Cascaded Counters
- Fully Synchronous in Count Modes
- Parallel Asynchronous Load for Modulo-N Count Lengths
- Asynchronous Clear



### ORDERING INFORMATION

DEVICE	Package Type	MARKING	Packing	Packing Qty
74HC193N	DIP16	74HC193	TUBE	1000pcs/Box
74HC193M/TR	SOP16	74HC193	REEL	2500pcs/Reel
74HC193MT/TR	TSSOP16	HC193	REEL	2500pcs/Reel

## Description

The 74HC193 devices are 4-bit synchronous, reversible, up/down binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.


The outputs of the four flip-flops are triggered on a low-to-high-level transition of either count (clock) input (UP or DOWN). The direction of counting is determined by which count input is pulsed while the other count input is high.

All four counters are fully programmable; that is, each output may be preset to either level by placing a low on the load ( $\overline{\text{LOAD}}$ ) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the count pulses. This feature allows the counters to be used as modulo-N dividers simply by modifying the count length with the preset inputs.

A clear (CLR) input has been provided that forces all outputs to the low level when a high level is applied. The clear function is independent of the count and  $\overline{\text{LOAD}}$  inputs.


These counters were designed to be cascaded without the need for external circuitry. The borrow ( $\overline{\text{BO}}$ ) output produces a low-level pulse while the count is zero (all outputs low) and DOWN is low. Similarly, the carry ( $\overline{\text{CO}}$ ) output produces a low-level pulse while the count is maximum (9 or 15), and UP is low. The counters then can be cascaded easily by feeding  $\overline{\text{BO}}$  and  $\overline{\text{CO}}$  to DOWN and UP, respectively, of the succeeding counter.

## Pin Configuration



DIP16/SOP16/TSSOP16


logic diagram (positive logic)



## typical clear, load, and count sequence

The following sequence is illustrated below:

1. Clear outputs to 0
2. Load (preset) to binary 13
3. Count up to 14, 15, carry, 0, 1, and 2
4. Count down to 1, 0, borrow, 15, 14, and 13



NOTES: A. CLR overrides  $\overline{\text{LOAD}}$ , data, and count inputs.

B. When counting up, count-down input must be high; when counting down, count-up input must be high.

## absolute maximum ratings over operating free-air temperature range

(unless otherwise noted)

Condition		Min	Max
Supply voltage range, VCC		-0.5V	7V
Input clamp current I <sub>IK</sub> (V <sub>I</sub> <0 or V <sub>I</sub> >VCC)(see Note 1)		-20mA	+20mA
Output clamp current, I <sub>O</sub> (V <sub>O</sub> <0 or V <sub>O</sub> >VCC)(see Note 1)		-20mA	+20mA
Continuous output current, I <sub>O</sub> (V <sub>O</sub> =0 to VCC)		-25mA	+25mA
Continuous current through VCC or GND		-50mA	+50mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	M package	-	73°C/W
	N package	-	67°C/W
	MT package	-	108°C/W
Storage temperature range, T <sub>stg</sub>		-65°C	150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied.

Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES:

1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

		74HC193			UNIT
		MIN	NOM	MAX	
VCC	Supply voltage	2	5	6	V
V <sub>IH</sub>	High-level input voltage	VCC = 2 V		1.5	V
		VCC = 4.5 V		3.15	
		VCC = 6 V		4.2	
V <sub>IL</sub>	Low-level input voltage	VCC = 2 V		0.5	V
		VCC = 4.5 V		1.35	
		VCC = 6 V		1.8	
V <sub>I</sub>	Input voltage	0	VCC		V
V <sub>O</sub>	Output voltage	0	VCC		V
t/Δv‡	Input transition rise/fall time	VCC = 2 V		1000	ns
		VCC = 4.5 V		500	
		VCC = 6 V		400	
TA	Operating free-air temperature	-40	85		°C

NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

‡ If this device is used in the threshold region (from V<sub>ILmax</sub> = 0.5 V to V<sub>IHmin</sub> = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at tt = 1000 ns and VCC = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

**electrical characteristics over recommended operating free-air temperature range**

(unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	TA = 25°C			74HC193		UNIT
				MIN	TYP	MAX	MIN	MAX	
VOH	VI = VIH or VIL	IOH = -20 A	2 V	1.9	1.998		1.9	V	
			4.5 V	4.4	4.499		4.4		
			6 V	5.9	5.999		5.9		
		IOH = -4 mA	4.5 V	3.98	4.3		3.84		
			6 V	5.48	5.8		5.34		
VOL	VI = VIH or VIL	IOL = 20 A	2 V		0.002	0.1		V	
			4.5 V		0.00	0.1			0.1
			6 V		0.001	0.1			0.1
		IOL = 4 mA	4.5 V		0.17	0.26			0.33
			6 V		0.15	0.26			0.33
II	VI = VCC or 0		6 V		±0.1	±100		±1000	nA
ICC	VI = VCC or 0, IO = 0		6 V			8		80	µA
Ci			2 V to 6 V		3	10		10	pF

**timing requirements over recommended operating free-air temperature range**

(unless otherwise noted)

			VCC	TA = 25°C		74HC193		UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency		2 V		4.2		3.3	MHz
			4.5 V		21		17	
			6 V		24		19	
tw	CLR high		2 V		120		150	ns
			4.5 V		24		30	
			6 V		21		26	
	LOAD low		2 V		120		150	
			4.5 V		24		30	
			6 V		21		26	
	UP or DOWN high or low		2 V		120		150	
			4.5 V		24		30	
			6 V		21		26	
tsu	Data before LOAD inactive		2 V		110		140	ns
			4.5 V		22		28	
			6 V		19		24	
	CLR inactive before UP↑ or DOWN		2 V		110		140	
			4.5 V		22		28	
			6 V		19		24	
	LOAD inactive before UP↑ or DOWN		2 V		110		140	
			4.5 V		22		28	
			6 V		19		24	
th	Data after LOAD inactive		2 V		5		5	ns
			4.5 V		5		5	
			6 V		5		5	

**switching characteristics over recommended operating free-air temperature range, CL = 50 pF**


(unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VCC	TA = 25°C			74HC193		UNIT
				MIN	TYP	MAX	MIN	MAX	
fmax			2 V	4.2	8		3.3	MHz	
			4.5 V	21	55		17		
			6 V	24	60		19		
tpd	UP	CO	2 V		75	165		205	ns
			4.5 V		24	33		41	
			6 V		20	28		35	
	DOWN	BO	2 V		75	165		205	
			4.5 V		24	33		41	
			6 V		20	28		35	
	UP or DOWN	Any Q	2 V		190	250		315	
			4.5 V		40	50		63	
			6 V		35	43		54	
	LOAD	Any Q	2 V		190	260		325	
			4.5 V		40	52		65	
			6 V		35	44		55	
tPHL	CLR	Any Q	2 V		170	240		300	ns
			4.5 V		36	48		60	
			6 V		31	41		51	
tt		Any	2 V		38	75		95	ns
			4.5 V		8	15		19	
			6 V		6	13		16	

**operating characteristics, TA = 25°C**

PARAMETER		TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	50	pF

**PARAMETER MEASUREMENT INFORMATION**



NOTES:


- A. CL includes probe and test-fixture capacitance.
- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, ZO = 50 Ω, tr = 6 ns, tf = 6 ns.
- C. For clock inputs, fmax is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tPLH and tPHL are the same as tpd.

Figure 1. Load Circuit and Voltage Wave forms




## Physical Dimensions

### DIP16




Dimensions In Millimeters(DIP16)											
Symbol:	A	B	D	D1	E	L	L1	a	b	c	d
Min:	6.10	18.94	8.40	7.42	3.10	0.50	300	1.50	0.85	0.40	2.54 BSC
Max:	6.68	19.56	9.00	7.82	3.55	0.70	3.60	1.55	0.90	0.50	

### SOP16



Dimensions In Millimeters(SOP16)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	1.35	0.05	9.80	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	10.0	6.20	4.00	0.80	8°	0.45	

TSSOP16



Dimensions In Millimeters(TSSOP16)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	0.85	0.05	4.90	6.20	4.30	0.40	0°	0.20	0.65 BSC
Max:	0.95	0.20	5.10	6.60	4.50	0.80	8°	0.25	

---

**IMPORTANT STATEMENT:**

Huaguan Semiconductor reserves the right to change its products and services without notice. Before ordering, the customer shall obtain the latest relevant information and verify whether the information is up to date and complete. Huaguan Semiconductor does not assume any responsibility or obligation for the altered documents.

Customers are responsible for complying with safety standards and taking safety measures when using Huaguan Semiconductor products for system design and machine manufacturing. You will bear all the following responsibilities: select the appropriate Huaguan Semiconductor products for your application; Design, validate and test your application; Ensure that your application meets the appropriate standards and any other safety, security or other requirements. To avoid the occurrence of potential risks that may lead to personal injury or property loss.

Huaguan Semiconductor products have not been approved for applications in life support, military, aerospace and other fields, and Huaguan Semiconductor will not bear the consequences caused by the application of products in these fields.

The technical and reliability data (including data sheets), design resources (including reference designs), application or other design suggestions, network tools, safety information and other resources provided for the performance of semiconductor products produced by Huaguan Semiconductor are not guaranteed to be free from defects and no warranty, express or implied, is made. The use of testing and other quality control technologies is limited to the quality assurance scope of Huaguan Semiconductor. Not all parameters of each device need to be tested.

The documentation of Huaguan Semiconductor authorizes you to use these resources only for developing the application of the product described in this document. You have no right to use any other Huaguan Semiconductor intellectual property rights or any third party intellectual property rights. It is strictly forbidden to make other copies or displays of these resources. You should fully compensate Huaguan Semiconductor and its agents for any claims, damages, costs, losses and debts caused by the use of these resources. Huaguan Semiconductor accepts no liability for any loss or damage caused by infringement.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Counter ICs](#) category:*

*Click to view products by [HGSEMI](#) manufacturer:*

Other Similar products are found below :

[CD4018BE](#) [CD4033BE](#) [CD4060BE](#) [CD4040BE](#) [NLV14040BDR2G](#) [RFDIP1607ALM9T21](#) [RFDIP1606L708D1T](#) [RFTIP2510T12A8Q1C](#)  
[74HC161DT](#) [CD4028BM/TR](#) [CD4060DM/TR](#) [CD4022BE](#) [CD4060DMT/TR](#) [CD4020BE](#) [CD4060BMT/TR](#) [74HC192M/TR](#)  
[CD4020BMT/TR](#) [CD4017CMT/TR](#) [74HC193M/TR](#) [CD4017CM/TR](#) [AiP74HC193SA16.TB](#) [CD4518BM/TR](#) [CD4060TA16.TB](#) [CD4060DE](#)  
[CD4017CN](#) [CD4017BMT/TR](#) [U74HC4060G-S16-R](#) [CD4017SA.TB](#) [XD74LS160](#) [CD4017BM-MS](#) [CD4022BM/TR](#) [CD4022BMT/TR](#)  
[CD4028BDRG](#) [CD4060BDRG](#) [CD4017DA.TB](#) [CD4520BDRG](#) [CD4520BM\(LX\)](#) [CD4518BM\(LX\)](#) [SN74HC393DR\(LX\)](#) [SN74HC393N\(LX\)](#)  
[CD4060BM\(LX\)](#) [CD4060BE\(LX\)](#) [CD4518BE\(LX\)](#) [CD4520BE\(LX\)](#) [74VHC393FT\(BJ\)](#) [74VHC161FT\(BJ\)](#) [74VHC163FT\(BJ\)](#)  
[74HC4040D.653](#) [74HC4060D.653](#) [74HCT4040D.653](#)