

# CD4538 Dual Precision Monostable

#### **General Description**

The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable, and the control inputs are internally latched. Two trigger inputs are provided to allow either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise control of output pulse-width has been achieved using linear CMOS techniques. The pulse duration and accuracy are determined by external components  $R_X$  and  $C_X$ . The device does not allow the timing capacitor to discharge through the timing pin on power-down condition. For this reason, no external protection resistor is required in series with the timing pin. Input protection from static discharge is provided on all pins.

#### Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>CC</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- New formula: PW<sub>OUT</sub> = RC (PW in seconds, R in Ohms, C in Farads)
- ±1.0% pulse-width variation from part to part (typ.)
- Wide pulse-width range: 1 µs to ∞
- Separate latched reset inputs
- Symmetrical output sink and source capability
- Low standby current: 5 nA (typ.) @ 5 V<sub>DC</sub>
- Pin compatible to CD4528BC

#### **Ordering Code:**

utline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
utline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body
ual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
ר ג

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**





#### **Truth Table**

In	Outputs			
Clear	Α	в	q	Q
L	Х	Х	L	Н
х	н	Х	L	н
х	х	L	L	н
н	L	$\downarrow$	л	ъ
н	$\uparrow$	Н	л	Υ

H = HIGH Level

- L = LOW Level ↑ = Transition from LOW-to-HIGH
- $\downarrow$  = Transition from HIGH-to-LOW
- \_n\_ = One HIGH Level Pulse

ר = One LOW Level Pulse X = Irrelevant



# **Block Diagram**



 $R_X$  and  $C_X$  are External Components  $V_{DD}$  = Pin 16  $V_{SS}$  = Pin 8

## Logic Diagram





#### **Theory of Operation**



FIGURE 2.

#### **Trigger Operation**

The block diagram of the CD4538BC is shown in Figure 1, with circuit operation following.

As shown in Figure 1 and Figure 2, before an input trigger occurs, the monostable is in the quiescent state with the Q output low, and the timing capacitor  $C_{\boldsymbol{X}}$  completely charged to  $V_{DD}$ . When the trigger input A goes from  $V_{SS}$  to  $V_{DD}$ (while inputs B and  $C_{\text{D}}$  are held to  $V_{\text{DD}})$  a valid trigger is recognized, which turns on comparator C1 and N-Channel transistor N1<sup>(1)</sup>. At the same time the output latch is set. With transistor N1 on, the capacitor  $C_X$  rapidly discharges toward  $V_{\text{SS}}$  until  $V_{\text{REF1}}$  is reached. At this point the output of comparator C1 changes state and transistor N1 turns off. Comparator C1 then turns off while at the same time comparator C2 turns on. With transistor N1 off, the capacitor  $C_X$ begins to charge through the timing resistor, R<sub>X</sub>, toward  $V_{DD}$ . When the voltage across  $C_X$  equals  $V_{REF2}$ , comparator C2 changes state causing the output latch to reset (Q goes low) while at the same time disabling comparator C2. This ends the timing cycle with the monostable in the quiescent state, waiting for the next trigger.

A valid trigger is also recognized when trigger input B goes from V<sub>DD</sub> to V<sub>SS</sub> (while input A is at V<sub>SS</sub> and input C<sub>D</sub> is at V<sub>DD</sub>)<sup>(2)</sup>.

It should be noted that in the quiescent state  $C_X$  is fully charged to  $V_{DD}$ , causing the current through resistor  $R_X$  to be zero. Both comparators are "off" with the total device current due only to reverse junction leakages. An added feature of the CD4538BC is that the output latch is set via the input trigger without regard to the capacitor voltage.

Thus, propagation delay from trigger to Q is independent of the value of  $C_X$ ,  $R_X$ , or the duty cycle of the input waveform.

#### **Retrigger Operation**

The CD4538BC is retriggered if a valid trigger occurs<sup>(3)</sup> followed by another valid trigger<sup>(4)</sup> before the Q output has returned to the quiescent (zero) state. Any retrigger, after the timing node voltage at pin 2 or 14 has begun to rise from V<sub>REF1</sub>, but has not yet reached V<sub>REF2</sub>, will cause an increase in output pulse width T. When a valid retrigger is initiated<sup>(4)</sup>, the voltage at T2 will again drop to V<sub>REF1</sub> before progressing along the RC charging curve toward V<sub>DD</sub>. The Q output will remain high until time T, after the last valid retrigger.

#### **Reset Operation**

The CD4538BC may be reset during the generation of the output pulse. In the reset mode of operation, an input pulse on C<sub>D</sub> sets the reset latch and causes the capacitor to be fast charged to V<sub>DD</sub> by turning on transistor Q1<sup>(6)</sup>. When the voltage on the capacitor reaches V<sub>REF2</sub>, the reset latch will clear and then be ready to accept another pulse. If the C<sub>D</sub> input is held low, any trigger inputs that occur will be inhibited and the Q and  $\overline{Q}$  outputs of the output latch will not change. Since the Q output is reset when an input low level is detected on the C<sub>D</sub> input, the output pulse T can be made significantly shorter than the minimum pulse width specification.







FIGURE 3. Retriggerable Monostables Circuitry

FIGURE 4. Non-Retriggerable Monostables Circuitry



FIGURE 5. Connection of Unused Sections



#### Absolute Maximum Ratings(Note 1)

(Note 2)	
DC Supply Voltage (V <sub>DD</sub> )	-0.5 to $+18$ V <sub>DC</sub>
Input Voltage (V <sub>IN</sub> )	–0.5V to $V_{DD}$ + 0.5 $V_{DC}$
Storage Temperature Range ( $T_S$ )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

# Recommended Operating Conditions (Note 2)

DC Supply Voltage (V <sub>DD</sub> )	3 to 15 V <sub>DC</sub>
Input Voltage (V <sub>IN</sub> )	0 to $V_{DD} V_{DC}$
Operating Temperature Range (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Note 1: "Absolute Maximum Ratings" are those v	alues beyond which the

safety of the device cannot be guaranteed, they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

Symbol	Demonster	Conditions	<b>−40°C</b>		+25°C			+85°C		Unite
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent	$V_{DD} = 5V$ $V_{IH} = V_{DD}$		20		0.005	20		150	μA
	Device Current	$V_{DD} = 10V$ $V_{IL} = V_{SS}$		40		0.010	40		300	μA
		V <sub>DD</sub> = 15V All Outputs Open		80		0.015	80		600	μA
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$ $ I_O  < 1 \ \mu A$		0.05		0	0.05		0.05	V
	Output Voltage	$V_{DD} = 10V \qquad V_{IH} = V_{DD}, \ V_{IL} = V_{SS}$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$ $ I_0  < 1 \mu A$	4.95		4.95	5		4.95		V
	Output Voltage	$V_{DD} = 10V$ $V_{IH} = V_{DD}$ , $V_{IL} = V_{SS}$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	LOW Level	I <sub>O</sub>   < 1 μA								
	Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or 13.5V		4.0		6.75	4.0		4.0	V
VIH	HIGH Level	I <sub>O</sub>   < 1 μA								
	Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V, V_O = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		V
I <sub>OL</sub>	LOW Level	$V_{DD} = 5V, V_O = 0.4V$ $V_{IH} = V_{DD}$	0.52		0.44	0.88		0.36		mA
	Output Current	$V_{DD} = 10V, \ V_O = 0.5V \qquad V_{IL} = V_{SS}$	1.3		1.1	2.25		0.9		mA
	(Note 3)	$V_{D} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	HIGH Level	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Output Current	$V_{DD} = 10V, \ V_O = 9.5V \qquad V_{IL} = V_{SS}$	-1.3		-1.1	-2.25		-0.9		mA
	(Note 3)	$V_{D} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current,	$V_{DD} = 15V, V_{IN} = 0V \text{ or } 15V$		±0.02		±10 <sup>-5</sup>	±0.05		±0.5	μA
	Pin 2 or 14									
I <sub>IN</sub>	Input Current	V <sub>DD</sub> = 15V, V <sub>IN</sub> = 0V or 15V		±0.3		±10 <sup>-5</sup>	±0.3		±1.0	μA
	Other Inputs									

### DC Electrical Characteristics (Note 2)

Note 3:  $I_{\mbox{OH}}$  and  $I_{\mbox{OL}}$  are tested one output at a time.



Cymbol	Parameter	Cor	Min	Тур	Max	Units	
TLH, <sup>t</sup> THL	Output Transition Time	$V_{DD} = 5V$			100	200	ns
		$V_{DD} = 10V$			50	100	ns
		$V_{DD} = 15V$			40	80	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	Trigger Operation—					
		A or B to Q or $\overline{Q}$					
		$V_{DD} = 5V$			300	600	ns
		$V_{DD} = 10V$			150	300	ns
		$V_{DD} = 15V$			100	220	ns
		Reset Operation-					
		$C_D$ to Q or $\overline{Q}$					
		$V_{DD} = 5V$		250	500	ns	
		$V_{DD} = 10V$			125	250	ns
		$V_{DD} = 15V$			95	190	ns
WL, <sup>t</sup> WH	Minimum Input Pulse Width	$V_{DD} = 5V$			35	70	ns
	A, B, or C <sub>D</sub>	$V_{DD} = 10V$			30	60	ns
		$V_{DD} = 15V$			25	50	ns
RR	Minimum Retrigger Time	$V_{DD} = 5V$				0	ns
-		$V_{DD} = 10V$			0	0	ns
		$V_{DD} = 15V$				0	ns
C <sub>IN</sub>	Input Capacitance	Pin 2 or 14			10		pF
		Other Inputs			5	7.5	pF
PWOUT	Output Pulse Width (Q or $\overline{Q}$ )	$R_{\chi} = 100 \text{ k}\Omega$	$V_{DD} = 5V$	208	226	244	μs
	(Note: For Typical Distribution,	$C_X=0.002\ \mu\text{F}$	$V_{DD} = 10V$	211	230	248	μs
	see Figure 6)		$V_{DD} = 15V$	216	235	254	μs
		$R_X = 100 \ k\Omega$	$V_{DD} = 5V$	8.83	9.60	10.37	ms
		$C_X=0.1\ \mu F$	$V_{DD} = 10V$	9.02	9.80	10.59	ms
			$V_{DD} = 15V$	9.20	10.00	10.80	ms
		$R_X = 100 \ k\Omega$	$V_{DD} = 5V$	0.87	0.95	1.03	S
		$C_X=10.0\;\mu\text{F}$	$V_{DD} = 10V$	0.89	0.97	1.05	s
			$V_{DD} = 15V$	0.91	0.99	1.07	s
Pulse Width Ma	tch between	$R_X = 100 \text{ k}\Omega$	$V_{DD} = 5V$		±1		%
Circuits in the Same Package		$C_X=0.1\ \mu F$	$V_{DD} = 10V$		±1		%
$C_X = 0.1 \ \mu\text{F}, \ R_X = 100 \ k\Omega$			$V_{DD} = 15V$		±1		%
Operating Con	ditions						
Rx	External Timing Resistance			5.0		(Note 5)	kΩ
	External Timing Canacitance			0	1	No Limit	pF



#### **Typical Applications**



OUTPUT DUTY CYCLE (%) FIGURE 8. Typical Total Supply Current Versus Output Duty Cycle,  $R_X = 100 \text{ k}\Omega$ ,  $C_L = 50 \text{ pF}$ ,  $C_X = 100 \text{ pF}$ , One Monostable Switching Only





#### **Test Circuits and Waveforms**



\*Includes capacitance of probes, wiring, and fixture parasitic

Note: Switching test waveforms for PG1, PG2, PG3 are shown in Figure 12.

FIGURE 13. Switching Test Circuit





$$\label{eq:R_X} \begin{split} {\sf R}_X &= {\sf R}_X{'} = 100 \; {\sf k}\Omega \\ {\sf C}_X &= {\sf C}_X{'} = 100 \; {\sf pF} \\ {\sf C}_1 &= {\sf C}_2 = 0.1 \; {\sf \muF} \end{split}$$



Duty Cycle = 50%

FIGURE 14. Power Dissipation Test Circuit and Waveforms

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by HGSEMI manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG