

# 65HVD308xE Low-Power RS-485 Transceivers, Available in a Small MSOP-8 Package

#### **Features**

- Available in a Small MSOP-8 Package
- Meets or Exceeds the Requirements of the TIA/EIA-485A Standard
- · Low Quiescent Power
  - 0.3-mA Active Mode
  - 1-nA Shutdown Mode
- 1/8 Unit Load up to 256 Nodes on a Bus
- Bus-Pin ESD Protection up to 15 kV
- Industry-Standard HG75176 Footprint
- Failsafe Receiver (Bus Open, Bus Shorted, Bus Idle)
- Glitch-Free Power-Up and Power-Down Bus Inputs and Outputs

## **Applications**

- Energy Meter Networks
- Motor Control
- Power Inverters
- Industrial Automation
- Building Automation Networks
- Battery-Powered Applications
- · Telecommunications Equipment


## **Description**

The 65/75HVD308xE devices are transceivers designed for RS-485 data bus networks. Powered by a 5-V supply, they are fully compliant with TIA/EIA-485A standard. With controlled transition times, these devices are suitable for transmitting data over long twisted-pair cables. 65HVD3082E 75HVD3082E devices are optimized for signaling rates up to 200 kbps. The 65HVD3085E device is suitable for data transmission up to 1 Mbps, whereas 65HVD3088E device is suitable applications that require signaling rates up to 20 Mbps.

These devices are designed to operate with very low supply current, typically 0.3 mA, exclusive of the load. When in the inactive-shutdown mode, the supply current drops to a few nanoamps, which makes these devices ideal for power-sensitive applications.

The wide common-mode range and high ESDprotection levels of these devices makes them suitable for demanding applications such as energy meter networks, electrical inverters, status and command signals across telecom racks, cabled chassis interconnects, and industrial automation networks where noise tolerance is essential. These devices match the industry-standard footprint of the HG75176 device. Power-on-reset circuits keep the outputs in a high-impedance state until the supply voltage has stabilized. A thermal-shutdown function protects the device from damage due to system fault conditions. The 75HVD3082E is characterized for operation from 0°C to 70°C and 65HVD308xE are characterized for operation from -40°C to 85°C air temperature. The D package version of the 65HVD3082E has been characterized for operation from -40°C to 105°C.


#### **Simplified Schematic**





## **Pin Configuration and Functions**

D, P, and DGK Packages 8-Pin SOIC, VSSOP, and PDIP Top View



#### **Pin Functions**

	Till tallottorio						
PIN		TYPE	DESCRIPTION				
NAME	NO.	ITPE	DESCRIPTION				
Α	6	Bus input/output	Driver output or receiver input (complementary to B)				
В	7	Bus input/output	Driver output or receiver input (complementary to A)				
D	4	Digital input	Driver data input				
DE	3	Digital input	Driver enable, active high				
GND	5	Reference potential	Local device ground				
R	1	Digital output	Receive data output				
RE	2	Digital input	Receiver enable, active low				
V <sub>CC</sub>	8	Supply	4.5-V to 5.5-V supply				

### **Absolute Maximum Ratings**

over operating free-air temperature range unless otherwise noted (1) (2)

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub>	-0.5	7	V
Voltage at A or B	-9	14	V
Voltage at any logic pin	-0.3	V <sub>CC</sub> + 0.3	V
Receiver output current	-24	24	mA
Voltage input, transient pulse, A and B, through 100 $\Omega$ (see Figure 20)	-50	50	V
Junction Temperature, T <sub>J</sub>		170	°C
Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

### **ESD Ratings**

				VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-	Bus pins and GND	±15000	
	Electrostatic	ectrostatic 001 (1)	All pins	±4000	
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		±1000	V
		Electrical Fast Transient/Burst, A, B, and GND (3)	ctrical Fast Transient/Burst, A, B, and GND <sup>(3)</sup>		

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

2019 NOV

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Tested in accordance with IEC 61000-4-4.



## **Recommended Operating Conditions**

over operating free-air temperature range unless otherwise noted (1)

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	Supply voltage, V <sub>CC</sub>				V	
Voltage at any bus terminal (separa	tely or common mode) , V <sub>I</sub>	-7		12	V	
High-level input voltage (D, DE, or F	RE inputs), V <sub>IH</sub>	2		$V_{CC}$	V	
Low-level input voltage (D, DE, or R	E inputs), V <sub>IL</sub>	0		0.8	V	
Differential input voltage, V <sub>ID</sub>		-12		12	V	
Outrot company	Driver	-60		60	A	
Output current, I <sub>O</sub>	Receiver	-8		8	mA	
Differential load resistance, R <sub>L</sub>		54	60		Ω	
	65HVD3082E, 75HVD3082E			0.2		
Signaling rate, 1/t <sub>UI</sub>	65HVD3085E			1	Mbps	
	65HVD3088E			20		
	65HVD3082E (D package)	-40		105		
Operating free-air temperature, T <sub>A</sub>	65HVD3082E (DGK and P packages), 65HVD3085E, 65HVD3088E	-40		85	°C	
	75HVD3082E	0		70		
Junction temperature, T <sub>J</sub>				130	°C	

<sup>(1)</sup> The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### **Thermal Information**

THERMAL METRIC <sup>(1)</sup>			, 75HVD3082E, E, 65HVD3088E	65HVD3082E, 65HVD3088E	
		D (SOIC)	DGK (VSSOP)	P (PDIP)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	130	180	70	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	80	66	80	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55	110	40	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.9	4.6	17.6	°C/W
ΨЈВ	Junction-to-board characterization parameter	47	73.1	28.3	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



#### **Electrical Characteristics: Driver**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
		I <sub>O</sub> = 0, No Load	3	4.3		
N/ 1	Difference (Self content on the con-	$R_L = 54 \Omega \text{ (see Figure 8)}$ 1.5		2.3		V
V <sub>OD</sub>	Differential output voltage	$R_L = 100 \Omega$	2			V
		V <sub>TEST</sub> = -7 V to 12 V (see Figure 9)	1.5			
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	See Figure 8 and Figure 9	-0.2	0	0.2	V
V <sub>OC(SS)</sub>	Steady-state common-mode output voltage	Con Figure 40	1	2.6	3	V
$\Delta V_{OC(SS)}$	Change in steady-state common-mode output voltage	See Figure 10	-0.1	0	0.1	V
V <sub>OC(PP)</sub>	Peak-to-peak common-mode output voltage	See Figure 10		500		mV
l <sub>OZ</sub>	High-impedance output current	See receiver input currents in <i>Electrical Characteristics: Receiver</i>				
II	Input current	D, DE	-100		100	μA
Ios	Short-circuit output current	-7 V ≤ V <sub>O</sub> ≤ 12 V (see Figure 14)	-250		250	mA

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

### **Electrical Characteristics: Receiver**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IT+}$	Positive-going differential input threshold voltage	$I_O = -8 \text{ mA}$		-85	-10	mV
V <sub>IT</sub>	Negative-going differential input threshold voltage	I <sub>O</sub> = 8 mA	-200	-115		mV
$V_{hys}$	Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> )			30		mV
$V_{OH}$	High-level output voltage	$V_{ID} = 200 \text{ mV}, I_{OH} = -8 \text{ mA (see Figure 15)}$	4	4.6		٧
$V_{OL}$	Low-level output voltage	$V_{ID} = -200 \text{ mV}, I_O = 8 \text{ mA (see Figure 15)}$		0.15	0.4	V
$I_{OZ}$	High-impedance-state output current	$V_O = 0$ or $V_{CC}$ , $\overline{RE} = V_{CC}$	-1		1	μΑ
		V <sub>IH</sub> = 12 V, V <sub>CC</sub> = 5 V		0.04	0.1	
	Pue input current	$V_{IH} = 12 \text{ V}, V_{CC} = 0 \text{ V}$		0.06	0.125	mA
II	Bus input current	$V_{IH} = -7 \text{ V}, V_{CC} = 5 \text{ V}$	-0.1	-0.04		ША
		$V_{IH} = -7 \text{ V}, V_{CC} = 0 \text{ V}$	-0.05	-0.03		
I <sub>IH</sub>	High-level input current, (RE)	V <sub>IH</sub> = 2 V	-60	-30		μА
I <sub>IL</sub>	Low-level input current, (RE)	V <sub>IL</sub> = 0.8 V	-60	-30		μΑ
$C_{diff}$	Differential input capacitance	$V_I = 0.4 \sin (4E6\pi t) + 0.5 V$ , DE at 0 V		7		pF

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.



#### **Power Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
	Driver and receiver enabled	$\frac{\text{D at V}_{\text{CC}}}{\text{RE}}$ at 0 V, No load	$\frac{\rm D}{\rm RE}$ at $\rm V_{CC}$ or open, DE at $\rm V_{CC}$ , $\overline{\rm RE}$ at 0 V, No load		425	900	μΑ
	Driver enabled, receiver disabled	D at V <sub>CC</sub> or open, DE at V <sub>CC</sub> , RE at V <sub>CC</sub> , No load			330	600	μΑ
ICC	Receiver enabled, driver disabled	D at V <sub>CC</sub> or open, DE at 0 V, RE at 0 V, No load			300	600	μΑ
	Driver and receiver disabled	$\frac{\text{D at V}_{\text{CC}}}{\text{RE at V}_{\text{CC}}}$ or open, DE at 0 V,			0.001	2	μΑ
		Input to D is a 50% duty	ALL HVD3082E			203	
P <sub>(AVG)</sub>	Average power dissipation	cycle square wave at max specified signal rate	ALL HVD3085E			205	mW
· (AVG)	Avorage power dissipation	$R_L = 54 \Omega V_{CC} = 5.5 V, T_J = 130$ °C	ALL HVD3088E			276	11100

<sup>(1)</sup> All typical values are at 25°C and with a 5-V supply.

## **Switching Characteristics: Driver**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITI	TEST CONDITIONS			MAX	UNIT
			HVD3082E		700	1300	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay time, low-to-high-level output Propagation delay time, high-to-low-level output		HVD3085E		150	500	ns
THL	r ropagation dotal time, mgm to low lover output	(occ rigure rr)	HVD3088E		12	20	
			HVD3082E	500	900	1500	
t <sub>r</sub> t <sub>f</sub>	Differential output signal rise time Differential output signal fall time	$R_L = 54 \Omega$ , $C_L = 50 pF$ (see Figure 11)	HVD3085E		200	300	ns
ч	Binoreritar output signar fair time	(See Figure 11)	HVD3088E		7	15	
	t <sub>sk(p)</sub> Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		HVD3082E		20	200	ns
t <sub>sk(p)</sub>		$R_L = 54 \Omega$ , $C_L = 50 pF$ (see Figure 11)	HVD3085E		5	50	
		(See Figure 11)	HVD3088E		1.4	2	
	Propagation delay time, high-impedance-to-	ime, high-impedance-to- $R_{I} = 110 \Omega, \overline{RE} \text{ at } 0 \text{ V}$			2500	7000	
t <sub>PZH</sub>	high-level output Propagation delay time, high-impedance-to-low-	(see Figure 12 and	HVD3085E		1000	2500	ns
t <sub>PZL</sub>	level output	Figure 13)	HVD3088E		13	30	
	Propagation delay time, high-level-to-high-	$R_L = 110 \Omega$ , $\overline{RE}$ at 0 V	HVD3082E		80	200	
t <sub>PHZ</sub>	impedance output Propagation delay time, low-level-to-high-	(see Figure 12 and	HVD3085E		60	100	ns
t <sub>PLZ</sub>	impedance output	Figure 13)	HVD3088E		12	30	
	Propagation delay time, shutdown-to-high-level		HVD3082E		3500	7000	
t <sub>PZH</sub> (SHDN)	output Propagation delay time, shutdown-to-low-level	$R_L$ = 110 Ω, $\overline{RE}$ at $V_{CC}$ (see Figure 12)	HVD3085E		2500	4500	ns
<sup>t</sup> PZL(SHDN)	output	(See Figure 12)	HVD3088E		1600	2600	



## **Switching Characteristics: Receiver**

over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		HVD3082E HVD3085E		75	200	ns
	ievei output		HVD3086E			100	
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	C <sub>L</sub> = 15 pF (see Figure 16)	HVD3082E HVD3085E		79	200	ns
	ievei output	rigule 10)	HVD3088E			100	
$t_{sk(p)}$	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )		HVD3082E HVD3085E		4	30	ns
σ.τ(p)	(1.1.2 · 2.11)		HVD3088E			10	
t <sub>r</sub>	Output signal rise time	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$			1.5	3	ns
t <sub>f</sub>	Output signal fall time	$C_L = 15 \text{ pF (see Figure}$	16)		1.8	3	ns
t <sub>PZH</sub>	ZH Output enable time to high level		HVD3082E HVD3085E		5	50	ns
		H				30	
t <sub>PZL</sub>	Output enable time to low level	C <sub>1</sub> = 15 pF,	HVD3082E HVD3085E		10	50	ns
	·	DE at 3 V	HVD3088E			30	
t <sub>PHZ</sub>	Output enable time from high level	(see Figure 17 and Figure 18)	HVD3082E HVD3085E		5	50	ns
			HVD3088E			30	
t <sub>PLZ</sub>	Output disable time from low level		HVD3082E HVD3085E		8	50	ns
	·		HVD3088E			30	
t <sub>PZH(SHDN)</sub>	Propagation delay time, shutdown-to-high-level output	C <sub>L</sub> = 15 pF, DE at 0 V,			1600	3500	ns
t <sub>PZL(SHDN)</sub>	Propagation delay time, shutdown-to-low-level output	(see Figure 19)			1700	3500	ns



### **Typical Characteristics**




Figure 1. Bus Input Current versus Bus Input Voltage




Figure 2. 65HVD3082E RMS Supply Current versus Signaling Rate




Figure 3. 65HVD3085E RMS Supply Current versus Signaling Rate




Figure 4. 65HVD3088E RMS Supply Current versus Signal Rate




Figure 5. Driver Differential Output Voltage versus Driver Output Current





Figure 6. Receiver Output Voltage versus Differential Input Voltage



## **Typical Characteristics (continued)**





#### **Parameter Measurement Information**

Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time < 6 ns, pulse rate 100 kHz, 50% duty cycle.  $Z_{O}$  = 50  $\Omega$  (unless otherwise specified).




Figure 8. Driver Test Circuit, V<sub>OD</sub> and V<sub>OC</sub> Without Common-Mode Loading




Figure 9. Driver Test Circuit,  $V_{\text{OD}}$  With Common-Mode Loading




Figure 10. Driver Voc Test Circuit and Waveforms




Figure 11. Driver Switching Test Circuit and Waveforms



## **Parameter Measurement Information (continued)**




Figure 12. Driver Enable and Disable Test Circuit and Waveforms, High Output




Figure 13. Driver Enable and Disable Test Circuit and Waveforms, Low Output




Figure 14. Driver Short-Circuit




Figure 15. Receiver Switching Test Circuit and Waveforms




Figure 16. Receiver Switching Test Circuit and Waveforms



## **Parameter Measurement Information (continued)**




Figure 17. Receiver Enable and Disable Test Circuit and Waveforms, Data Output High




Figure 18. Receiver Enable and Disable Test Circuit and Waveforms, Data Output Low




Figure 19. Receiver Enable From Shutdown Test Circuit and Waveforms



## **Parameter Measurement Information (continued)**




Figure 20. Test Circuit and Waveforms, Transient Overvoltage Test





Figure 21. Equivalent Input and Output Schematic Diagrams



#### Overview

The 65/75HVD308xE family of half-duplex RS-485 transceivers is suitable for data transmission at rates up to 200 kbps (for 65HVD3082E and 75HVD3082E), 1 Mbps (for 65HVD3085E), or 20 Mbps (for 65HVD3088E) over controlled-impedance transmission media (such as twisted-pair cabling). Up to 256 units of 65/75HVD308xE may share a common RS-485 bus due to the family's low bus input currents. The devices also feature a high degree of ESD protection and typical standby current consumption of 1 nA.

## **Functional Block Diagram**



#### **Feature Description**

The 65/75HVD308xE provides internal biasing of the receiver input thresholds for open-circuit, bus-idle, or short-circuit failsafe conditions. It features a typical hysteresis of 30 mV in order to improve noise immunity. Internal ESD protection circuits protect the transceiver bus terminals against ±15-kV Human Body Model (HBM) electrostatic discharges.

The devices protect themselves against damage due to overtemperature conditions through use a of a thermal shutdown feature. Thermal shutdown is entered at 165°C (nominal) and causes the device to enter a low-power state with high-impedance outputs.

#### **Device Functional Modes**

When the driver enable pin, DE, is logic high, the differential outputs A and B follow the logic states at data input D. A logic high at D causes A to turn high and B to turn low. In this case the differential output voltage defined as  $V_{OD} = V_A - V_B$  is positive. When D is low, the output states reverse, B turns high, A becomes low, and  $V_{OD}$  is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pull-down resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pull-up resistor to  $V_{CC}$ , thus, when left open while the driver is enabled, output A turns high and B turns low.

INPUT	ENABLE <sup>(1)</sup>	OUTP	PUTS <sup>(1)</sup>	FUNCTION
D	DE	Α	В	FUNCTION
Н	Н	Н	L	Actively drive bus High
L	Н	L	Н	Actively drive bus Low
X	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus High by default

**Table 1. Driver Function Table** 

<sup>(1)</sup> H = high level, L = low level, Z = high impedance, X = irrelevant, ? = indeterminate



When the receiver enable pin,  $\overline{RE}$ , is logic low, the receiver is enabled. When the differential input voltage defined as  $V_{ID} = V_A - V_B$  is positive and higher than the positive input threshold,  $V_{IT+}$ , the receiver output, R, turns high. When  $V_{ID}$  is negative and lower than the negative input threshold,  $V_{IT-}$ , the receiver output, R, turns low. If  $V_{ID}$  is between  $V_{IT+}$  and  $V_{IT-}$  the output is indeterminate.

When  $\overline{RE}$  is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of  $V_{ID}$  are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

**Table 2. Receiver Function Table** 

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_A - V_B$	RE	R	FUNCTION
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
Х	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output



## **Application Information**

The 65/75HVD308xE devices are half-duplex RS-485 transceivers commonly used for asynchronous data transmissions. The driver and receiver enable pins allow for the configuration of different operating modes.




Figure 22. Half-Duplex Transceiver Configurations

Using independent enable lines provides the most flexible control as it allows for the driver and the receiver to be turned on and off individually. While this configuration requires two control lines, it allows for selective listening into the bus traffic whether the driver is transmitting data or not.

Combining the enable signals simplifies the interface to the controller by forming a single direction-control signal. In this configuration, the transceiver operates as a driver when the direction-control line is high and as a receiver when the direction-control line is low.

Additionally, only one line is required when connecting the receiver-enable input to ground and controlling only the driver-enable input. In this configuration, a node not only receives the data from the bus, but also the data it sends and can verify that the correct data have been transmitted.

## **Typical Application**

An RS-485 bus consists of multiple transceivers connecting in parallel to a bus cable. To eliminate line reflections, each cable end is terminated with a termination resistor,  $R_T$ , whose value matches the characteristic impedance,  $Z_0$ , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 23. Typical Application Circuit



## **Typical Application (continued)**

## **Design Requirements**

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying requirements, such as distance, data rate, and number of nodes.

#### Data Rate and Bus Length

There is an inverse relationship between data rate and bus length, meaning the higher the data rate, the shorter the cable length; and conversely, the lower the data rate, the longer the cable may be without introducing data errors. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4,000 feet and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 24. Cable Length vs Data Rate Characteristic

#### Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, must be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub must be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{\text{stub}} \le 0.1 \times t_r \times v \times c$ 

#### where:

- t<sub>r</sub> is the 10/90 rise time of the driver
- c is the speed of light (3 x 10<sup>8</sup> m/s)
- v is the signal velocity of the cable or trace as a factor of c

#### **Bus Loading**

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k $\Omega$ . Because the 65/75HVD308xE is a 1/8 UL transceiver, it is possible to connect up to 256 receivers to the bus.

(1)



### Typical Application (continued)

#### Receiver Failsafe

The differential receiver is fail-safe to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together, or
- idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds so that the *input indeterminate* range does not include zero volts differential. To comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input  $V_{ID}$  is more positive than +200 mV, and must output a Low when the  $V_{ID}$  is more negative than -200 mV. The receiver parameters which determine the failsafe performance are  $V_{IT+}$  and  $V_{IT-}$  and  $V_{HYS}$ . As seen in the table, differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than +200 mV will always cause a High receiver output.

When the differential input signal is close to zero, it will still be above the  $V_{IT_+}$  threshold, and the receiver output is High. Only when the differential input is more negative than  $V_{IT_-}$  will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value  $V_{HYS}$  (the separation between  $V_{IT_+}$  and  $V_{IT_-}$ ) as well as the value of  $V_{IT_+}$ .

#### **Detailed Design Procedure**

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is necessary.




Figure 25. Transient Protection Against ESD, EFT, and Surge Transients



#### Power Usage in an RS-485 Transceiver

Power consumption is a concern in many applications. Power supply current is delivered to the bus load as well as to the transceiver circuitry. For a typical RS-485 bus configuration, the load that an active driver must drive consists of all of the receiving nodes, plus the termination resistors at each end of the bus.

The load presented by the receiving nodes depends on the input impedance of the receiver. The TIA/EIA-485-A standard defines a unit load as allowing up to 1 mA. With up to 32 unit loads allowed on the bus, the total current supplied to all receivers can be as high as 32 mA. The HVD308xE is rated as a 1/8 unit load device. As shown in , the bus input current is less than 1/8 mA, allowing up to 256 nodes on a single bus.

The current in the termination resistors depends on the differential bus voltage. The standard requires active drivers to produce at least 1.5 V of differential signal. For a bus terminated with one standard  $120-\Omega$  resistor at each end, this sums to 25 mA differential output current whenever the bus is active. Typically the HVD308xE can drive more than 25-mA to a  $60-\Omega$  load, resulting in a differential output voltage higher than the minimum required by the standard (see Figure 3).

Overall, the total load current can be 60 mA to a loaded RS-485 bus. This is in addition to the current required by the transceiver itself; the HVD308xE circuitry requires only about 0.4 mA with both driver and receiver enabled, and only 0.3 mA with either the driver enabled or with the receiver enabled. In low-power shutdown mode, neither the driver nor receiver is active, and the supply current is low.

Supply current increases with signaling rate primarily due to the totem pole outputs of the driver (see Figure 2). When these outputs change state, there is a moment when both the high-side and low-side output transistors are conducting and this creates a short spike in the supply current. As the frequency of state changes increases, more power is used.

#### Low-Power Shutdown Mode

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in shutdown mode. If the enable inputs are in this state for less than 60 ns, the device does not enter shutdown mode. This guards against inadvertently entering shutdown mode during driver or receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in shutdown mode. In this low-power shutdown mode, most internal circuitry is powered down, and the supply current is typically 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled (RE transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH(SHDN)}$  and  $t_{PZL(SHDN)}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input.



# Important statement:

Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-422/RS-485 Interface IC category:

Click to view products by HGSEMI manufacturer:

Other Similar products are found below:

402824F 702835FB MAX488ECPA MAX3491CSDT MAX3490AEGSA+ MAX3483AEASA+ MAX3491EESDT MAX3488AEGSA+
MAX3083CSD MAX487CSA SP3071EEN-L SP3072EEN-L/TR SP3075EEN-L SP3075EEN-L/TR SP3077EEN-L SP3078EEN-L/TR SP3078EEN-L/TR SP3088EEN-L SP3483CN-L SP3483CN-L/TR SP3485CN-L SP3485CN-L/TR SP3485CN-L/TR SP3485EN-L/TR SP3490EN-L/TR SP3490EN-L/TR SP3494EN-L SP3494EN-L SP3481EEN-L/TR SP483EN-L/TR SP490EEN-L/TR SP491EN-L/TR XR3078XID-F
SP3082EEN-L/TR SP330EEY-L/TR MAX14783EATA+T MAX3098EBCEE+T MAX3045BESE+T MAX22501EATA+T
MAX22502EATC+T MAX3042BCSE+T SP3077EEN-L/TR MAX487ESA+TCBX MAX1483CUA+T MAX487CUA+T CA-IS3082W CA-IS3088W SP3074EEN-L/TR SP3483EN-L/TR NSI83085