## DIFFERENTIAL TRANSCEIVER WITH TRANSIENT VOLTAGE SUPPRESSION

- Integrated Transient Voltage Suppression
- ESD Protection for Bus Terminals Exceeds: $\pm 30$ kV IEC 61000-4-2, Contact Discharge $\pm 15$ kV IEC 61000-4-2, Air-Gap Discharge $\pm 15$ kV EIA/JEDEC Human Body Model
- Circuit Damage Protection of 400-W Peak (Typical) Per IEC 61000-4-5
- Controlled Driver Output-Voltage Slew Rates Allow Longer Cable Stub Lengths
- 250-kbps in Electrically Noisy Environments
- Open-Circuit Fail-Safe Receiver Design
- 1/4 Unit Load Allows for 128 Devices Connected on Bus
- Thermal Shutdown Protection
- Power-Up/-Down Glitch Protection
- Each Transceiver Meets or Exceeds the Requirements of TIA/EIA-485 (RS-485) and ISO/IEC 8482:1993(E) Standards
- Low Disabled Supply Current $300 \mu \mathrm{~A}$ Max
- Pin Compatible With SN75176
- Applications:
- Industrial Networks
- Utility Meters
- Motor Control


## description

The SN75LBC184 and SN65LBC184 are differential data line transceivers in the trade-standard footprint of the SN75176 with built-in protection against high-energy noise transients. This feature provides a substantial increase in reliability for better immunity to noise transients coupled to the data cable over most existing devices. Use of these circuits provides a reliable low-cost direct-coupled (with no isolation transformer) data line interface without requiring any external components.

The SN75LBC184 and SN65LBC184 can withstand overvoltage transients of 400-W peak (typical). The conventional combination wave called out in IEC 61000-4-5 simulates the overvoltage transient and models a unidirectional surge caused by overvoltages from switching and secondary lightning transients.

SN65LBC184D (Marked as 6LB184)
SN75LBC184D (Marked as 7LB184)
SN65LBC184P (Marked as 65LBC184)
SN75LBC184P (Marked as 75LBC184)
(TOP VIEW)

functional logic diagram (positive logic)


Figure 1. Surge Waveform - Combination Wave

## description (continued)

A biexponential function defined by separate rise and fall times for voltage and current simulates the combination wave. The standard $1.2 \mu \mathrm{~s} / 50 \mu \mathrm{~s}$ combination waveform is shown in Figure 1 and in the test description in Figure 15.
The device also includes additional desirable features for party-line data buses in electrically noisy environment applications including industrial process control. The differential-driver design incorporates slew-rate-controlled outputs sufficient to transmit data up to 250 kbps . Slew-rate control allows longer unterminated cable runs and longer stub lengths from the main backbone than possible with uncontrolled and faster voltage transitions. A unique receiver design provides a fail-safe output of a high level when the inputs are left floating (open circuit). The SN75LBC184 and SN65LBC184 receiver also includes a high input resistance equivalent to one-fourth unit load allowing connection of up to 128 similar devices on the bus.

The SN75LBC184 is characterized for operation from $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$. The SN65LBC184 is characterized from $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.

## schematic of inputs and outputs



SN65LBC184/ SN75LBC184

DRIVER FUNCTION TABLE

| INPUT | ENABLE | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{D}$ | DE | A | B |
| $H$ | $H$ | $H$ | L |
| $L$ | $H$ | $L$ | $H$ |
| $X$ | $L$ | $Z$ | $Z$ |

$H=$ high level, $L=$ low level, ? = indeterminate,
$X$ = irrelevant, $Z=$ high impedance (off)
RECEIVER FUNCTION TABLE

| DIFFERENTIAL INPUTS | ENABLE | OUTPUT |
| :---: | :---: | :---: |
| $\mathbf{A}-\mathbf{B}$ | $\overline{\mathbf{R E}}$ | $\mathbf{R}$ |
| $\mathrm{V}_{\mathrm{ID}} \geq 0.2 \mathrm{~V}$ | L | H |
| $-0.2 \mathrm{~V}<\mathrm{V}_{\mathrm{ID}}<0.2 \mathrm{~V}$ | L | $?$ |
| $\mathrm{~V}_{\mathrm{ID}} \leq-0.2 \mathrm{~V}$ | L | L |
| X | H | Z |
| Open | L | H |

$H=$ high level, $L=$ low level, ? = indeterminate, $X=$ irrelevant, $Z=$ high impedance (off)

AVAILABLE OPTIONS

| $\mathbf{T}_{\mathbf{A}}$ | PACKAGE |  |
| :---: | :---: | :---: |
|  | PLASTIC SMALL-OUTLINE <br> (JEDEC MS-012) | PLASTIC DUAL-IN-LINE PACKAGE <br> (JEDEC MS-001) |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | SN75LBC184D | SN75LBC184P |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SN65LBC184D | SN65LBC184P |

$\dagger$ Add $R$ suffix for taped and reel.

## logic symbol $\dagger$


$\dagger$ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
${ }^{\circledR}$

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

| Supply voltage, $\mathrm{V}_{\text {CC }}$ (see Note 1) |  |  |  |
| :---: | :---: | :---: | :---: |
| Continuous voltage range at any bus terminal |  |  |  |
| Data input/output voltage |  |  |  |
| Receiver output current, lo |  |  |  |
| Electrostatic discharge: Contact discharge (IEC61000-4-2) |  |  |  |
| Air discharge (IEC61000-4-2) A, B, GND (see Note 2) |  |  |  |
| Human body model (see Note 3) A, B, GND (see Note 2) |  |  |  |
| All terminals (Class 3A) (see Note 2) |  |  |  |
| All terminals (Class 3B) (see Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1200 V |  |  |  |
| Continuous total power dissipation (see Note 4) |  |  |  |
| ses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and ional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not ed. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. |  |  |  |
| ES: 1. All voltage values, except differential input/output bus voltage, are with respect to network ground terminal. |  |  |  |
| 2. GND and bus terminal ESD protection is beyond readily available test equipment capabilities for IEC 61000-4-2, EIA/JEDEC test method A114-A and MIL-STD-883C method 3015. Ratings listed are limits of test equipment; device performance exceeds these limits. |  |  |  |
| 3. Tested in accordance with JEDEC Standard 22, Test Method A114-A. |  |  |  |
| 4. The driver shuts down at a junction temperature of approximately $160^{\circ} \mathrm{C}$. To operate below this temperature, see the Dissipation Rating Table. |  |  |  |

DISSIPATION RATING TABLE

| PACKAGE | $\mathbf{T}_{\mathbf{A}} \leq \mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING | DERATING FACTOR <br> ABOVE $\mathbf{T A}_{\mathbf{A}}=\mathbf{2 5}^{\circ} \mathbf{C}$ | $\mathrm{T}_{\mathbf{A}}=70^{\circ} \mathbf{C}$ <br> POWER RATING | $\mathrm{T}_{\mathbf{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING |
| :---: | :---: | :---: | :---: | :---: |
|  | 725 mW | $5.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 464 mW | 377 mW |
| P | 1150 mW | $9.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ | 736 mW | 598 mW |

recommended operating conditions

|  |  | MIN $\ddagger$ | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage, $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5 | 5.25 | V |
| Voltage at any bus terminal (separately or common mode), $\mathrm{V}_{1}$ or $\mathrm{V}_{\text {IC }}$ |  | -7 |  | 12 | V |
| High-level input voltage, $\mathrm{V}_{\mathrm{IH}}$ | D, DE, and $\overline{\mathrm{RE}}$ | 2 |  |  | V |
| Low-level input voltage, $\mathrm{V}_{\mathrm{IL}}$ | D, DE, and $\overline{\mathrm{RE}}$ |  |  | 0.8 | V |
| Differential input voltage, \|VID |  |  |  | 12 | V |
| High-level output current, IOH | Driver | -60 |  |  | mA |
|  | Receiver | -8 |  |  | mA |
| Low-level output current, IOL | Driver |  |  | 60 | mA |
|  | Receiver |  |  | 4 |  |
| Operating free-air temperature, $\mathrm{T}_{\mathrm{A}}$ | SN75LBC184 | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | SN65LBC184 | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

[^0]
## DRIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | ALTERNATE SYMBOLS | TEST CONDITIONS | MIN TYP† MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Supply current | NA | $\mathrm{DE}=\overline{\mathrm{RE}}=5 \mathrm{~V}$, No Load | $12 \quad 25$ | mA |
|  |  |  | $\begin{array}{\|l\|l} \hline \mathrm{DE}=0 \mathrm{~V}, & \overline{\mathrm{RE}}=5 \mathrm{~V}, \\ \text { No Load } & \\ \hline \end{array}$ | 175300 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {H }}$ | High-level input current (D, DE, $\overline{\mathrm{RE}}$ ) | NA | $\mathrm{V}_{\mathrm{I}}=2.4 \mathrm{~V}$ | 50 | $\mu \mathrm{A}$ |
| IIL | Low-level input current (D, DE, $\overline{\mathrm{RE}})$ | NA | $\mathrm{V}_{\mathrm{I}}=0.4 \mathrm{~V}$ | -50 | $\mu \mathrm{A}$ |
| Ios | Short-circuit output current (see Note 5) | NA | $\mathrm{V}_{\mathrm{O}}=-7 \mathrm{~V}$ | -250-120 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}$ | 250 |  |
|  |  |  | $\mathrm{V}_{\mathrm{O}}=12 \mathrm{~V}$ | 250 |  |
| loz | High-impedance output current | NA |  | See Receiver II | mA |
| $\mathrm{V}_{\mathrm{O}}$ | Output voltage | $\mathrm{V}_{\text {oa }}, \mathrm{V}_{\text {ob }}$ | $\mathrm{I}=0$ | $0 \quad \mathrm{~V}_{\mathrm{CC}}$ | V |
| VOC(PP) | Peak-to-peak change in commonmode output voltage during state transitions | NA | See Figures 5 and 6 | 0.8 | V |
| VOC | Common-mode output voltage | \|Vos ${ }^{\text {d }}$ | See Figure 4 | 13 | V |
| $\left\|\triangle \mathrm{V}_{\mathrm{OC}}(\mathrm{SS})\right\|$ | Magnitude of change, commonmode steady-state output voltage | \| $\mathrm{V}_{\text {OS }}-\overline{\mathrm{V}}_{\text {OS }} \mid$ | See Figure 5 | 0.1 | V |
| \|VOD ${ }^{\text {a }}$ | Magnitude of differential output voltage $\left\|\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right\|$ | $\mathrm{V}_{0}$ | $\mathrm{I} \mathrm{O}=0$ | 1.5 | V |
|  |  |  | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \quad$ See Figure 4 | 1.5 | V |
| $\Delta \mid \mathrm{V}_{\text {Od }}$ | Change in differential voltage magnitude between logic states | $\\| \mathrm{V}_{t}\left\|-\left\|\overline{\mathrm{V}}_{t}\right\|\right\|$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ | 0.1 | V |

$\dagger$ All typical values are measured with $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$.
NOTE 5: This parameter is measured with only one output being driven at a time.
switching characteristics over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{d}}(\mathrm{DH})$ | Differential output delay time, low-to-high-level output | $R_{\mathrm{L}}=54 \Omega,$ <br> See Figure 5 |  |  |  | 1.3 | $\mu \mathrm{s}$ |
| $t_{d}(\mathrm{DL})$ | Differential-output delay time, high-to-low-level output |  |  |  |  | 1.3 | $\mu \mathrm{s}$ |
| tPLH | Propagation delay time, low-to-high-level output |  |  |  | 0.5 | 1.3 | $\mu \mathrm{s}$ |
| tPHL | Propagation delay time, high-to-low-level output |  |  |  | 0.5 | 1.3 | $\mu \mathrm{s}$ |
| $t_{\text {sk }}(\mathrm{p})$ | Pulse skew (\| $\mathrm{t}_{\mathrm{d}}(\mathrm{DH})-\mathrm{t}_{\mathrm{d}}(\mathrm{DL}) \mid$ ) |  |  |  | 75 | 150 | ns |
| $t_{r}$ | Rise time, single ended |  |  | 0.25 |  | 1.2 | $\mu \mathrm{s}$ |
| $t_{f}$ | Fall time, single ended |  |  | 0.25 |  | 1.2 | $\mu \mathrm{s}$ |
| tpZH | Output enable time to high level | $\mathrm{R}_{\mathrm{L}}=110 \Omega$, | See Figure 2 |  |  | 3.5 | $\mu \mathrm{s}$ |
| tPZL | Output enable time to low level | $R_{L}=110 \Omega$, | See Figure 3 |  |  | 3.5 | $\mu \mathrm{s}$ |
| tPHZ | Output disable time from high level | $R_{L}=110 \Omega$, | See Figure 2 |  |  | 2 | $\mu \mathrm{s}$ |
| tPLZ | Output disable time from low level | $R_{L}=110 \Omega$, | See Figure 3 |  |  | 2 | $\mu \mathrm{s}$ |

## RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  |  | MIN | TYP† | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICC | Supply current (total package) | $\mathrm{DE}=\overline{\mathrm{RE}}=0 \mathrm{~V}$, | No Load |  |  |  | 3.9 | mA |
|  |  | $\overline{\mathrm{RE}}=5 \mathrm{~V},$ No Load' | $\mathrm{DE}=0 \mathrm{~V}$, |  |  |  | 300 | $\mu \mathrm{A}$ |
| I | Input current | Other input $=0 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{I}}=12 \mathrm{~V}$ |  |  |  | 250 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\mathrm{l}}=12 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=0$ |  |  | 250 |  |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=-7 \mathrm{~V}$ |  | -200 |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{I}}=-7 \mathrm{~V}$, | $\mathrm{V}_{\mathrm{CC}}=0$ | -200 |  |  |  |
| Ioz | High-impedance-state output current | $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$ to 2.4 V |  |  |  |  | $\pm 100$ | $\mu \mathrm{A}$ |
| Vhys | Input hysteresis voltage |  |  |  |  | 70 |  | mV |
| $\mathrm{V}_{\text {IT }+}$ | Positive-going input threshold voltage |  |  |  |  |  | 200 | mV |
| $\mathrm{V}_{\text {IT- }}$ | Negative-going input threshold voltage |  |  |  | -200 |  |  | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | High-level output voltage | $\mathrm{OH}=-8 \mathrm{~mA}$ | Figure 7 |  | 2.8 |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low-level output voltage | $\mathrm{IOL}=4 \mathrm{~mA}$ | Figure 7 |  |  |  | 0.4 | V |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
switching characteristics over recommended operating conditions (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPLH | Propagation delay time, low-to-high-level output | $C \mathrm{~L}=50 \mathrm{pF}$, | See Figure 7 |  |  | 150 | ns |
| tPHL | Propagation delay time, high-to-low-level output |  |  |  |  | 150 | ns |
| $\mathrm{t}_{\text {sk }}(\mathrm{p})$ | Pulse skew (\| $\mathrm{tpHL}^{\left.\text {- } \mathrm{t}_{\text {pLH }} \mid\right) ~}$ |  |  |  |  | 50 | ns |
| $\mathrm{tr}_{\mathrm{r}}$ | Rise time, single ended | See Figure 7 |  |  | 20 |  | ns |
| $\mathrm{tf}^{\text {f }}$ | Fall time, single ended |  |  |  | 20 |  | ns |
| tpZH | Output enable time to high level | See Figure 8 |  |  |  | 100 | ns |
| tPZL | Output enable time to low level |  |  |  |  | 100 | ns |
| tPHZ | Output disable time from high level |  |  |  |  | 100 | ns |
| tplZ | Output disable time from low level |  |  |  |  | 100 | ns |

## PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT


VOLTAGE WAVEFORMS

NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR}=1.25 \mathrm{kHz}, 50 \% \mathrm{duty} \mathrm{cycle}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. $C_{L}$ includes probe and jig capacitance.

Figure 2. Driver $\mathrm{t}_{\mathrm{PZH}}$ and $\mathrm{t}_{\mathrm{PHZ}}$ Test Circuit and Voltage Waveforms


NOTES: A. The input pulse is supplied by a generator having the following characteristics: $\mathrm{PRR}=1.25 \mathrm{kHz}, 50 \% \mathrm{duty} \mathrm{cycle}, \mathrm{t}_{\mathrm{r}} \leq 10 \mathrm{~ns}$, $\mathrm{t}_{\mathrm{f}} \leq 10 \mathrm{~ns}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
B. $C_{L}$ includes probe and jig capacitance.

Figure 3. Driver $\mathrm{t}_{\mathrm{PZL}}$ and $\mathrm{t}_{\text {PLZ }}$ Test Circuit and Voltage Waveforms


NOTES: A. Resistance values are in ohms and are $1 \%$ tolerance.
B. $C_{L}$ includes probe and jig capacitance.

Figure 4. Driver Test Circuit, Voltage, and Current Definitions

SN65LBC184/ SN75LBC184

PARAMETER MEASUREMENT INFORMATION


Figure 5. Driver Timing, Voltage and Current Waveforms

## PARAMETER MEASUREMENT INFORMATION



Inputs


Output


NOTES: A. Resistance values are in ohms and are $1 \%$ tolerance.
B. $C_{L}$ includes probe and jig capacitance ( $\pm 10 \%$ ).

Figure 6. Driver VOC(PP) Test Circuit and Waveforms


NOTE A: This value includes probe and jig capacitance ( $\pm 10 \%$ ).
Figure 7. Receiver $\mathrm{t}_{\mathrm{PLH}}$ and $\mathrm{t}_{\text {PHL }}$ Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



NOTE A: This value includes probe and jig capacitance ( $\pm 10 \%$ ).
Figure 8. Receiver $t_{\text {PZL }}$, t PLZ , $\mathrm{t}_{\text {PZH }}$, and $\mathrm{t}_{\text {PHZ }}$ Test Circuit and Voltage Waveforms

## TYPICAL CHARACTERISTICS



Figure 9

DRIVER TRANSITION TIME
VS
FREE-AIR TEMPERATURE


Figure 11

DRIVER PROPAGATION DELAY TIME
vs
FREE-AIR TEMPERATURE


Figure 10

DIFFERENTIAL OUTPUT VOLTAGE vs OUTPUT CURRENT


Figure 12

SN65LBC184/ SN75LBC184

## TYPICAL CHARACTERISTICS



Figure 13

## APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance $\left(R_{T}=Z_{O}\right)$. Stub lengths off the main line should be kept as short as possible.

Figure 14. Typical Application Circuit

## APPLICATION INFORMATION

## 'LBC184 test description

The 'LBC184 is tested against the IEC 61000-4-5 recommended transient identified as the combination wave. The combination wave provides a $1.2-/ 50-\mu \mathrm{s}$ open-circuit voltage waveform and a $8-/ 20-\mu \mathrm{s}$ short-circuit current waveform shown in Figure 15. The testing is performed with a combination/hybrid pulse generator with an effective output impedance of $2 \Omega$. The setup for the overvoltage stress is shown in Figure 16 with all testing performed with power applied to the 'LBC184 circuit.

NOTE
High voltage transient testing is done on a sampling basis.


Figure 15. Short-Circuit Current Waveforms
The 'LBC184 is tested and evaluated for both maximum (single pulse) as well as life test (multiple pulse) capabilities. The 'LBC184 is evaluated against transients of both positive and negative polarity and all testing is performed with the worst-case transient polarity. Transient pulses are applied to the bus pins (A \& B) across ground as shown in Figure 16.


Figure 16. Overvoltage-Stress Test Circuit
An example waveform as seen by the 'LBC184 is shown in Figure 17. The bottom trace is current, the middle trace shows the clamping voltage of the device and the top trace is power as calculated from the voltage and current waveforms. This example shows a peak clamping voltage of 16 V , peak current of 33.6 A yielding an absorbed peak power of 538 W .

NOTE
A circuit reset may be required to ensure normal data communications following a transient noise pulse of greater than 250 W peak.

SN65LBC184I SN75LBC184


Figure 17. Typical Surge Waveform Measured At Terminals 5 and 7

Important statement:
Huaguan Semiconductor Co,Ltd. reserves the right to change the products and services provided without notice. Customers should obtain the latest relevant information before ordering, and verify the timeliness and accuracy of this information.

Customers are responsible for complying with safety standards and taking safety measures when using our products for system design and machine manufacturing to avoid potential risks that may result in personal injury or property damage.

Our products are not licensed for applications in life support, military, aerospace, etc., so we do not bear the consequences of the application of these products in these fields.

Our documentation is only permitted to be copied without any tampering with the content, so we do not accept any responsibility or liability for the altered documents.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RS-422/RS-485 Interface IC category:
Click to view products by HGSEMI manufacturer:

Other Similar products are found below :
402824F 702835FB MAX488ECPA MAX3491CSDT MAX3490AEGSA+ MAX3483AEASA+ MAX3491EESDT MAX3488AEGSA+ MAX3083CSD MAX487CSA SP3071EEN-L SP3072EEN-L/TR SP3075EEN-L SP3075EEN-L/TR SP3077EEN-L SP3078EEN-L SP3078EEN-L/TR SP3082EEN-L SP3088EEN-L SP3483CN-L SP3483CN-L/TR SP3483EN-L SP3485CN-L SP3485CN-L/TR SP3485EN-
$\underline{L}$ SP3485EN-L/TR SP3490EN-L SP3494EN-L SP481EEN-L/TR SP483EN-L/TR SP490EEN-L/TR SP491EN-L/TR XR3078XID-F SP3082EEN-L/TR SP330EEY-L/TR MAX14783EATA+T MAX3098EBCEE+T MAX3045BESE+T MAX22501EATA+T MAX22502EATC+T MAX3042BCSE+T SP3077EEN-L/TR MAX487ESA+TCBX MAX1483CUA+T MAX487CUA+T CA-IS3082W CAIS3088W SP3074EEN-L/TR SP3483EN-L/TR NSI83085


[^0]:    $\ddagger$ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet.

