

# 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS

- 10-Bit Resolution A/D Converter
- 11 Analog Input Channels
- Three Built-In Self-Test Modes
- Inherent Sample-and-Hold Function
- Total Unadjusted Error . . . ±1 LSB Max
- On-Chip System Clock
- End-of-Conversion (EOC) Output
- Terminal Compatible With TLC542
- CMOS Technology

#### description

The TLC1543C, TLC1543I, and TLC1543Q are CMOS 10-bit switched-capacitor successive-approximation analog-to-digital converters. These devices have three inputs and a 3-state output [chip select ( $\overline{CS}$ ), input-output clock (I/O CLOCK), address input (ADDRESS), and data output (DATA OUT)] that provide a direct 4-wire interface to the serial port of a host processor. These devices allow high-speed data transfers from the host.

In addition to a high-speed A/D converter and versatile control capability, these devices have an on-chip 14-channel multiplexer that can select any one of 11 analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic. At the end of A/D conversion, the end-of-conversion (EOC) output goes high to indicate that conversion is complete. The converter incorporated in the devices features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating free-air temperature range.

DB, DW, J, OR N PACKAGE

A0 [ 1 20 ] V <sub>CC</sub> A1 [ 2 19 ] EOC A2 [ 3 18 ] I/O CLOCK A3 [ 4 17 ] ADDRESS A4 [ 5 16 ] DATA OUT A5 [ 6 15 ] CS A6 [ 7 14 ] REF+ A7 [ 8 13 ] REF- A8 [ 9 12 ] A10 GND [ 10 11 ] A9			vi <b>L</b> vv)	
	A0 [ A1 [ A2 [ A3 [ A4 [ A5 [ A5 [ A8 [ GND ]	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	V <sub>CC</sub> EOC I/O CLOCK ADDRESS DATA OUT CS REF+ REF- A10 A9



# functional block diagram



# typical equivalent inputs





# **Terminal Functions**

TERMINAL		1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
ADDRESS	17	I	Serial address input. A 4-bit serial address selects the desired analog input or test voltage that is to be converted next. The address data is presented with the MSB first and shifts in on the first four rising edges of I/O CLOCK. After the four address bits have been read into the address register, this input is ignored for the remainder of the current conversion period.			
A0-A10	1–9, 11, 12	I	Analog signal inputs. The 11 analog inputs are applied to these terminals and are internally multiplexed. The driving source impedance should be less than or equal to 1 k $\Omega$ .			
CS	15	I	Chip select. A high-to-low transition on this input resets the internal counters and controls and enables DATA OUT, ADDRESS, and I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock. A low-to-high transition disables ADDRESS and I/O CLOCK within a setup time plus two falling edges of the internal system clock.			
DATA OUT	16	0	The 3-state serial output for the A/D conversion result. This output is in the high-impedance state when $\overline{CS}$ is high and active when $\overline{CS}$ is low. With a valid chip select, DATA OUT is removed from the high-impedance state and is driven to the logic level corresponding to the MSB value of the previous conversion result. The next falling edge of I/O CLOCK drives this output to the logic level corresponding to the next most significant bit, and the remaining bits shift out in order with the LSB appearing on the ninth falling edge of I/O CLOCK. On the tenth falling edge of I/O CLOCK, DATA OUT is driven to a low logic level so that serial interface data transfers of more than ten clocks produce zeroes as the unused LSBs.			
EOC	19	0	End of conversion. This output goes from a high to a low logic level on the trailing edge of the tenth I/O CLOCK and remains low until the conversion is complete and data are ready for transfer.			
GND	10	I	The ground return terminal for the internal circuitry. Unless otherwise noted, all voltage measurements are with respect to this terminal.			
I/O CLOCK	18	Ι	<ol> <li>Input/output clock. This terminal receives the serial I/O CLOCK input and performs the following four functions:</li> <li>It clocks the four input address bits into the address register on the first four rising edges of the I/O CLOCK with the multiplex address available after the fourth rising edge.</li> <li>On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected multiplex input begins charging the capacitor array and continues to do so until the tenth falling edge of I/O CLOCK.</li> <li>It shifts the nine remaining bits of the previous conversion data out on DATA OUT.</li> <li>It transfers control of the conversion to the internal state controller on the falling edge of the tenth clock.</li> </ol>			
REF+	14	I	The upper reference voltage value (nominally $V_{CC}$ ) is applied to this terminal. The maximum input voltage range is determined by the difference between the voltage applied to this terminal and the voltage applied to the REF- terminal.			
REF-	13	I	The lower reference voltage value (nominally ground) is applied to this terminal.			
Vcc	20	1	Positive supply voltage			

# detailed description

With chip select ( $\overline{CS}$ ) inactive (high), the ADDRESS and I/O CLOCK inputs are initially disabled and DATA OUT is in the high-impedance state. When the serial interface takes  $\overline{CS}$  active (low), the conversion sequence begins with the enabling of I/O CLOCK and ADDRESS and the removal of DATA OUT from the high-impedance state. The serial interface then provides the 4-bit channel address to ADDRESS and the I/O CLOCK sequence to I/O CLOCK. During this transfer, the serial interface also receives the previous conversion result from DATA OUT. I/O CLOCK receives an input sequence that is between 10 and 16 clocks long from the host serial interface. The first four I/O clocks load the address register with the 4-bit address on ADDRESS, selecting the desired analog channel, and the next six clocks providing the control timing for sampling the analog input.



# detailed description (continued)

There are six basic serial-interface timing modes that can be used with the device. These modes are determined by the speed of I/O CLOCK and the operation of  $\overline{CS}$  as shown in Table 1. These modes are (1) a fast mode with a 10-clock transfer and  $\overline{CS}$  inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and  $\overline{CS}$  inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and  $\overline{CS}$  inactive (high) between conversion cycles, (2) a fast mode with a 10-clock transfer and  $\overline{CS}$  inactive (high) between conversion cycles, (4) a fast mode with a 16-clock transfer and  $\overline{CS}$  active (low) continuously, (5) a slow mode with an 11- to 16-clock transfer and  $\overline{CS}$  inactive (high) between conversion cycles, and (6) a slow mode with a 16-clock transfer and  $\overline{CS}$  active (low) continuously.

The MSB of the previous conversion appears at DATA OUT on the falling edge of  $\overline{CS}$  in mode 1, mode 3, and mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On the tenth clock falling edge, the EOC output goes low and returns to the high logic level when conversion is complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes DATA OUT low to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than ten clocks long.

Table 1 lists the operational modes with respect to the state of  $\overline{CS}$ , the number of I/O serial transfer clocks that can be used, and the timing edge on which the MSB of the previous conversion appears at the output.

MODES		cs	NO. OF I/O CLOCKS	MSB AT DATA OUT †	TIMING DIAGRAM
	Mode 1	High between conversion cycles	10	CS falling edge	Figure 9
Fast Modes	Mode 2	Low continuously	10	EOC rising edge	Figure 10
	Mode 3	High between conversion cycles	11 to 16 <sup>‡</sup>	CS falling edge	Figure 11
	Mode 4	Low continuously	16‡	EOC rising edge	Figure 12
Slow Modos	Mode 5	High between conversion cycles	11 to 16‡	CS falling edge	Figure 13
Slow widdes	Mode 6	Low continuously	16‡	16th clock falling edge	Figure 14

Table 1. Mode Operation

<sup>†</sup>These edges also initiate serial-interface communication.

<sup>‡</sup>No more than 16 clocks should be used.

#### fast modes

The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not begin until the falling edge of the tenth I/O CLOCK.

#### mode 1: fast mode, CS inactive (high) between conversion cycles, 10-clock transfer

In this mode,  $\overline{CS}$  is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The falling edge of  $\overline{CS}$  begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of  $\overline{CS}$  ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of  $\overline{CS}$  disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

# mode 2: fast mode, CS active (low) continuously, 10-clock transfer

In this mode,  $\overline{CS}$  is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After the initial conversion cycle,  $\overline{CS}$  is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.



# mode 3: fast mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode,  $\overline{CS}$  is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks long. The falling edge of  $\overline{CS}$  begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of  $\overline{CS}$  ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of  $\overline{CS}$  disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

# mode 4: fast mode, CS active (low) continuously, 16-clock transfer

In this mode,  $\overline{CS}$  is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle,  $\overline{CS}$  is held active (low) for subsequent conversions; the rising edge of EOC then begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous conversion to appear immediately on this output.

#### slow modes

In a slow mode, the conversion is completed before the serial I/O CLOCK data transfer is completed. A slow mode requires a minimum 11-clock transfer into I/O CLOCK, and the rising edge of the eleventh clock must occur before the conversion period is complete; otherwise, the device loses synchronization with the host-serial interface and  $\overline{CS}$  has to be toggled to initialize the system. The eleventh rising edge of the I/O CLOCK must occur within 9.5  $\mu$ s after the tenth I/O clock falling edge.

#### mode 5: slow mode, CS inactive (high) between conversion cycles, 11- to 16-clock transfer

In this mode,  $\overline{CS}$  is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks long. The falling edge of  $\overline{CS}$  begins the sequence by removing DATA OUT from the high-impedance state. The rising edge of  $\overline{CS}$  ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time. Also, the rising edge of  $\overline{CS}$  disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling edges of the internal system clock.

#### mode 6: slow mode, CS active (low) continuously, 16-clock transfer

In this mode,  $\overline{CS}$  is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks long. After the initial conversion cycle,  $\overline{CS}$  is held active (low) for subsequent conversions. The falling edge of the sixteenth I/O CLOCK then begins each sequence by removing DATA OUT from the low state, allowing the MSB of the previous conversion to appear immediately at DATA OUT. The device is then ready for the next 16-clock transfer initiated by the serial interface.

#### address bits

The 4-bit analog channel-select address for the next conversion cycle is presented to the ADDRESS terminal (MSB first) and is clocked into the address register on the first four leading edges of I/O CLOCK. This address selects one of 14 inputs (11 analog inputs or three internal test inputs).

#### analog inputs and test modes

The 11 analog inputs and the three internal test inputs are selected by the 14-channel multiplexer according to the input address as shown in Tables 2 and 3. The input multiplexer is a break-before-make type to reduce input-to-input noise injection resulting from channel switching.

Sampling of the analog input starts on the falling edge of the fourth I/O CLOCK, and sampling continues for six I/O CLOCK periods. The sample is held on the falling edge of the tenth I/O CLOCK. The three test inputs are applied to the multiplexer, sampled, and converted in the same manner as the external analog inputs.



# TLC1543

#### analog inputs and test modes (continued)

	VALUE SHIFTED INTO ADDRESS INPUT			
SELECTED	BINARY	HEX		
A0	0000	0		
A1	0001	1		
A2	0010	2		
A3	0011	3		
A4	0100	4		
A5	0101	5		
A6	0110	6		
A7	0111	7		
A8	1000	8		
A9	1001	9		
A10	1010	A		

#### Table 2. Analog-Channel-Select Address

#### Table 3. Test-Mode-Select Address

INTERNAL SELF-TEST	VALUE SHIFTED INTO ADDRESS INPUT		OUTPUT RESULT (HEX)‡
SELECTED <sup>†</sup>	BINARY	HEX	· · · ·
$\frac{V_{ref+} - V_{ref-}}{2}$	1011	В	200
V <sub>ref-</sub>	1100	С	000
V <sub>ref+</sub>	1101	D	3FF

<sup>†</sup> V<sub>ref+</sub> is the voltage applied to the REF+ input, and V<sub>ref</sub> is the voltage applied to the REFinput.

<sup>‡</sup>The output results shown are the ideal values and vary with the reference stability and with internal offsets.

#### converter and analog input

The CMOS threshold detector in the successive-approximation conversion system determines each bit by examining the charge on a series of binary-weighted capacitors (see Figure 1). In the first phase of the conversion process, the analog input is sampled by closing the  $S_C$  switch and all  $S_T$  switches simultaneously. This action charges all the capacitors to the input voltage.

In the next phase of the conversion process, all  $S_T$  and  $S_C$  switches are opened and the threshold detector begins identifying bits by identifying the charge (voltage) on each capacitor relative to the reference (REF–) voltage. In the switching sequence, ten capacitors are examined separately until all ten bits are identified and then the charge-convert sequence is repeated. In the first step of the conversion phase, the threshold detector looks at the first capacitor (weight = 512). Node 512 of this capacitor is switched to the REF+ voltage, and the equivalent nodes of all the other capacitors on the ladder are switched to REF–. If the voltage at the summing node is greater than the trip point of the threshold detector (approximately one-half V<sub>CC</sub>), a 0 bit is placed in the output register and the 512-weight capacitor is switched to REF–. If the voltage at the summing node is less than the trip point of the threshold detector, a 1 bit is placed in the register and the 512-weight capacitor remains connected to REF+ through the remainder of the successive-approximation process. The process is repeated for the 256-weight capacitor, the 128-weight capacitor, and so forth down the line until all bits are counted.



#### converter and analog input (continued)

With each step of the successive-approximation process, the initial charge is redistributed among the capacitors. The conversion process relies on charge redistribution to count and weigh the bits from MSB to LSB.



Figure 1. Simplified Model of the Successive-Approximation System

#### chip-select operation

The trailing edge of  $\overline{CS}$  starts all modes of operation, and  $\overline{CS}$  can abort a conversion sequence in any mode. A high-to-low transition on  $\overline{CS}$  within the specified time during an ongoing cycle aborts the cycle, and the device returns to the initial state (the contents of the output data register remain at the previous conversion result). Exercise care to prevent  $\overline{CS}$  from being taken low close to completion of conversion because the output data can be corrupted.

#### reference voltage inputs

There are two reference inputs used with the device: REF + and REF –. These voltage values establish the upper and lower limits of the analog input to produce a full-scale and zero reading respectively. The values of REF +, REF –, and the analog input should not exceed the positive supply or be lower than GND consistent with the specified absolute maximum ratings. The digital output is at full scale when the input signal is equal to or higher than REF + and at zero when the input signal is equal to or lower than REF –.



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> (see Note 1)	–0.5 V to 6.5 V
Input voltage range, V <sub>1</sub>	$\dots \dots $
Output voltage range, V <sub>O</sub>	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Positive reference voltage, V <sub>ref+</sub>	V <sub>CC</sub> + 0.1 V
Negative reference voltage, V <sub>ref</sub>	
Peak input current (any input)	±20 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T <sub>A</sub> : TLC1543C	
TLC1543I	-40°C to 85°C
TLC1543Q	-40°C to 125°C
Storage temperature range, I <sub>stg</sub>	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from the case for 10 seconds .	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF – and GND wired together (unless otherwise noted).

#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>			5	5.5	V	
Positive reference voltage, $V_{ref+}$ (see Note		VCC		V		
Negative reference voltage, $V_{ref-}$ (see Note	2)		0		V	
Differential reference voltage, Vref+-Vref-	(see Note 2)	2.5	VCC	V <sub>CC</sub> +0.2	V	
Analog input voltage (see Note 2)		0		VCC	V	
High-level control input voltage, VIH	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2			V	
Low-level control input voltage, VIL	$V_{CC} = 4.5 V \text{ to } 5.5 V$			0.8	V	
Setup time, address bits at data input before	e I/O CLOCK↑, t <sub>SU(A)</sub> (see Figure 4)	100			ns	
Hold time, address bits after I/O CLOCK $\uparrow, t$	h(A) (see Figure 4)	0			ns	
Hold time, CS low after last I/O CLOCK↓, t <sub>h(CS)</sub> (see Figure 5)					ns	
Setup time, CS low before clocking in first address bit, t <sub>SU(CS)</sub> (see Note 3 and Figure 5)					μs	
Clock frequency at I/O CLOCK (see Note 4)				2.1	MHz	
Pulse duration, I/O CLOCK high, t <sub>wH(I/O)</sub> 19					ns	
Pulse duration, I/O CLOCK low, twL(I/O)		190			ns	
Transition time, I/O CLOCK, $t_{t(I/O)}$ (see Not	e 5 and Figure 6)			1	μs	
Transition time, ADDRESS and $\overline{CS}$ , $t_{t(CS)}$				10	μs	
	TLC1543C	0		70		
	TLC1543I	-40		85		
Operating free-air temperature, 1A	TLC1543Q	-40		125	-0	

NOTES: 2. Analog input voltages greater than that applied to REF+ convert as all ones (111111111), while input voltages less than that applied to REF- convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (V<sub>ref+</sub> - V<sub>ref-</sub>); however, the electrical specifications are no longer applicable.

3. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

4. For 11- to 16-bit transfers, after the tenth I/O CLOCK falling edge (≤ 2 V) at least 1 I/O CLOCK rising edge (≥ 2 V) must occur within 9.5 μs.

5. This is the time required for the clock input signal to fall from V<sub>IL</sub>max or to rise from V<sub>IL</sub>max to V<sub>IL</sub>max to V<sub>IL</sub>min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 1 µs for remote data-acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



# electrical characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5 V$ to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

	PARAMET	ER	TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
		t voltago	$V_{CC} = 4.5 V,$	I <sub>OH</sub> = -1.6 mA	2.4			V
⊻ОН	VOH High-level output voltage		$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I <sub>OH</sub> = -20 μA	V <sub>CC</sub> -0.1			v
Vai		voltogo	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 1.6 mA			0.4	V
VOL		voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V,$	I <sub>OL</sub> = 20 μA			0.1	v
	Off-state	( stata)	$V_O = V_{CC},$	CS at V <sub>CC</sub>			10	A
IOZ (high-impedance-state) output current		e-state)	$V_{O} = 0,$	CS at V <sub>CC</sub>			-10	μΑ
Iн	IH High-level input current		$V_{I} = V_{CC}$			0.005	2.5	μΑ
۱ <sub>۱L</sub>	Low-level input current		$V_{I} = 0$			-0.005	-2.5	μΑ
ICC	C Operating supply current		CS at 0 V			0.8	2.5	mA
	Selected channel leakage current C, I, or Q		Selected channel at $V_{CC}$ ,	Unselected channel at 0 V			1	A
			Selected channel at 0 V,	Unselected channel at $V_{CC}$			-1	μΑ
	Maximum static analog reference current into REF+		$V_{ref+} = V_{CC},$	$V_{ref-} = GND$			10	μΑ
<u> </u>	Input	Analog inputs				7		nE
	capacitance	Control inputs				5		рг

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

# operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5$ V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted)

		TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
EL	Linearity error (see Note 6)				±1	LSB
E <sub>ZS</sub>	Zero-scale error (see Note 7)	See Note 2			±1	LSB
EFS	Full-scale error (see Note 7)	See Note 2			±1	LSB
	Total unadjusted error (see Note 8)				±1	LSB
		ADDRESS = 1011		512		
	Self-test output code (see Table 3 and Note 9)	ADDRESS = 1100		0		
		ADDRESS = 1101		1023		
t <sub>conv</sub>	Conversion time	See timing diagrams			21	μs
<sup>t</sup> c	Total cycle time (access, sample, and conversion)	See timing diagrams and Note 10			21 +10 I/O CLOCK periods	μs
<sup>t</sup> acq	Channel acquisition time (sample)	See timing diagrams and Note 10			6	I/O CLOCK periods
t <sub>v</sub>	Valid time, DATA OUT remains valid after I/O CLOCK \downarrow	See Figure 6	10			ns
td(I/O-DATA)	Delay time, I/O CLOCK $\downarrow$ to DATA OUT valid	See Figure 6			240	ns
td(I/O-EOC)	Delay time, tenth I/O CLOCK $\downarrow$ to EOC $\downarrow$	See Figure 7		70	240	ns
td(EOC-DATA)	Delay time, EOC↑ to DATA OUT (MSB)	See Figure 8			100	ns

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all ones (111111111), while input voltages less than that applied to REF - convert as all zeros (000000000). The device is functional with reference voltages down to 1 V (V<sub>ref +</sub> - V<sub>ref -</sub>); however, the electrical specifications are no longer applicable.

6. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

7. Zero-scale error is the difference between 0000000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111111 and the converted output for full-scale input voltage.

8. Total unadjusted error comprises linearity, zero-scale, and full-scale errors.

9. Both the input address and the output codes are expressed in positive logic.

10. I/O CLOCK period = 1/(I/O CLOCKfrequency) (see Figure 6)



# TLC1543

# operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} = 4.5$ V to 5.5 V, I/O CLOCK frequency = 2.1 MHz (unless otherwise noted) (continued)

		TEST CONDITIONS	MIN	TYP†	MAX	UNIT
<sup>t</sup> PZH <sup>, t</sup> PZL	Enable time, $\overline{\text{CS}}\downarrow$ to DATA OUT (MSB driven)	See Figure 3			1.3	μs
<sup>t</sup> PHZ <sup>, t</sup> PLZ	Disable time, $\overline{\text{CS}}^{\uparrow}$ to DATA OUT (high impedance)	See Figure 3			150	ns
tr(EOC)	Rise time, EOC	See Figure 8			300	ns
<sup>t</sup> f(EOC)	Fall time, EOC	See Figure 7			300	ns
<sup>t</sup> r(DATA)	Rise time, data bus	See Figure 6			300	ns
<sup>t</sup> f(DATA)	Fall time, data bus	See Figure 6			300	ns
<sup>t</sup> d(I/O-CS)	Delay time, tenth I/O CLOCK $\downarrow$ to $\overline{\text{CS}} \downarrow$ to abort conversion (see Note 11)				9	μs

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

NOTE 11. Any transitions of  $\overline{CS}$  are recognized as valid only if the level is maintained for a setup time plus two falling edges of the internal clock (1.425 µs) after the transition.











Figure 5. I/O CLOCK Setup and Hold Time Voltage Waveforms







Figure 7. I/O CLOCK and EOC Voltage Waveforms



Figure 8. EOC and DATA OUT Voltage Waveforms





# timing diagrams



NOTE A: To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after  $\overline{CS}\downarrow$  before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.

#### Figure 9. Timing for 10-Clock Transfer Using CS





# timing diagrams (continued)



NOTE A: To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.

Figure 10. Timing for 10-Clock Transfer Not Using CS









timing diagrams (continued)

- NOTES: A. To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for a setup time plus two falling edges of the internal system clock after  $\overline{CS}$ ↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum  $\overline{CS}$  setup time has elapsed.
  - B. A low-to-high transition of CS disables ADDRESS and the I/O CLOCK within a maximum of a setup time plus two falling edges of the internal system clock.

Figure 11. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Shorter Than Conversion)





#### timing diagrams (continued)

- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
  - B. The first I/O CLOCK must occur after the rising edge of EOC.

# Figure 12. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Shorter Than Conversion)





#### timing diagrams (continued)

- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
  - B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.

Figure 13. Timing for 11- to 16-Clock Transfer Using CS (Serial Transfer Interval Longer Than Conversion)





# timing diagrams (continued)



- NOTES: A. To minimize errors caused by noise at CS, the internal circuitry waits for a setup time plus two falling edges of the internal system clock after CS↓ before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum CS setup time has elapsed.
  - B. The 11th rising edge of the I/O CLOCK sequence must occur before the conversion is complete to prevent losing serial interface synchronization.
  - C. The I/O CLOCK sequence is exactly 16 clock pulses long.

Figure 14. Timing for 16-Clock Transfer Not Using CS (Serial Transfer Interval Longer Than Conversion)





# **APPLICATION INFORMATION**

NOTES: A. This curve is based on the assumption that  $V_{ref+}$  and  $V_{ref-}$  have been adjusted so that the voltage at the transition from digital 0 to 1 ( $V_{ZT}$ ) is 0.0024 V and the transition to full scale ( $V_{FT}$ ) is 4.908 V. 1 LSB = 4.8 mV.

B. The full-scale value (V<sub>FS</sub>) is the step whose nominal midstep value has the highest absolute value. The zero-scale value (V<sub>ZS</sub>) is the step whose nominal midstep value equals zero.

#### Figure 15. Ideal Conversion Characteristics



#### Figure 16. Serial Interface



# **APPLICATION INFORMATION**

#### simplified analog input analysis

Using the equivalent circuit in Figure 17, the time required to charge the analog input capacitance from 0 to  $V_{\mbox{S}}$  within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{\rm C} = V_{\rm S} \left( 1 - e^{-t_{\rm C}/R_{\rm t}C_{\rm i}} \right) \tag{1}$$

where

 $R_t = R_s + r_i$ 

The final voltage to 1/2 LSB is given by

$$V_{\rm C} (1/2 \text{ LSB}) = V_{\rm S} - (V_{\rm S}/2048)$$
 (2)

Equating equation 1 to equation 2 and solving for time t<sub>c</sub> gives

$$V_{\rm S} - (V_{\rm S}/2048) = V_{\rm S} \left( 1 - e^{-t} c^{/R_{\rm t}C_{\rm i}} \right)$$
(3)

and

$$t_{c} (1/2 \text{ LSB}) = R_{t} \times C_{i} \times \ln(2048)$$
(4)

Therefore, with the values given the time for the analog input signal to settle is

$$t_{c} (1/2 \text{ LSB}) = (R_{s} + 1 \text{ k}\Omega) \times 60 \text{ pF} \times \ln(2048)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



- resolution of the converter.
- R<sub>S</sub> must be real at the input frequency.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analog to Digital Converters - ADC category:

Click to view products by HGSEMI manufacturer:

Other Similar products are found below :

017539FB 020296DB ADC0820CNEN AD7916BRMZ-RL7 AD9257TCPZ-65-EP ADC0804LCD ADC0808 MCP37211-200I/TE 512761G AD9695BCPZ-625 AD9695BCPZ-1300 MX574AKEQI MAX15511TGTL+ MAX11156ETC+T MAX1111EEE/V+ AD7175-8BCPZ-RL7 AD9530BCPZ MAX1436BECQ+D MAX16924GGM/VY+ MAX11108AVB+T MAX11647EUA+T MCP33141-10T-E/MS MCP33141D-05T-E/MS MCP33151D-05T-E/MS MCP3202T-CI/MS MAX11137ATI+T MAX11136ATI+T MAX11612EUA+T MAX11212AEUB+T MAX11101EUB+T AD4001BCPZ-RL7 MAX14002AAP+T MCP33141-05T-E/MS MAX11636EEE+T MCP33141D-10T-E/MS MCP33151-05T-E/MS MCP33151-10T-E/MS MCP33151D-10T-E/MS MAX11259AWX+T AD7091R-5BRUZ-RL7 ADE1201ACCZ ADE1202ACCZ LTC1864CS8#PBF LTC2418CGNPBF LTC2433-1IMS#PBF LTC2442CGPBF LTC2400CS8#PBF LTC2414CGNPBF TC7109ACKW TC7109CLW