

Real-Time Clocks

General Description

The HT12885, HT12887A, and HT12C887A realtime clocks (RTCs) are designed to be direct for the HT1285 and HT1287. The replacements devices provide a real-time clock/calendar, one time-ofday alarm, three maskable interrupts with a common interrupt output, a programmable square wave, and 114 bytes of battery- backed static RAM (113 bytes in the HT12C887A and HT12C887B). The HT12887A integrates a quartz crystal and lithium energy source into a 24-pin encapsulated DIP package. The HT12C887A adHT a century byte at address 32h. For all devices, the date at the end of the month is automatically adjusted for months with fewer than 31 days, including correction for leap years. The devices also operate in either 24hour or 12-hour format with an AM/PM indicator. A precision temperature-compensated circuit monitors the status of Vcc. If a primary power failure is detected, the device automatically switches to a backup supply. A lithium coin-cell battery can be connected to the VBAT input pin on the HT12885 to maintain time and date operation when primary power is absent. The device is accessed through a multiplexed byte-wide interface, which sup-ports both Intel and Motorola modes.

_Applications


Embedded Systems

Utility Meters

Security Systems

Network Hubs, Bridges, and Routers

Typical Operating Circuit



Features

- ♦ Drop-In Replacement for IBM AT Computer Clock/Calendar
- RTC Counts SeconHT, Minutes, Hours, Day, Date, Month, and Year with Leap Year Compensation Through 2099
- **♦** Binary or BCD Time Representation
- ♦ 12-Hour or 24-Hour Clock with AM and PM in 12-Hour Mode
- ♦ Daylight Saving Time Option
- ♦ Selectable Intel or Motorola Bus Timing
- ♦ Interfaced with Software as 128 RAM Locations
- ♦ 14 Bytes of Clock and Control Registers
- ♦ 114 Bytes of General-Purpose, Battery-Backed RAM (113 Bytes in the HT12C887A and HT12C887B)
- ♦ RAM Clear Function (HT12885, HT12887A, and HT12C887B)
- ♦ Interrupt Output with Three Independently Maskable Interrupt Flags
- ♦ Time-of-Day Alarm Once Per Second to Once Per Day
- ♦ Periodic Rates from 122µs to 500ms
- ♦ End-of-Clock Update Cycle Flag
- ♦ Programmable Square-Wave Output
- ♦ Automatic Power-Fail Detect and Switch Circuitry
- ♦ Optional 28-Pin PLCC Surface Mount Package or 32-Pin TQFP (HT12885)
- ♦ Optional Encapsulated DIP (EDIP) Package with Integrated Crystal and Battery (HT12887A, HT12887A, HT12C887A, HT12C887B)
- ♦ Optional Industrial Temperature Range Available
- ♦ Underwriters Laboratory (UL) Recognized





ABSOLUTE MAXIMUM RATINGS

Voltage Range on VCC Pin Relative to Gi	round0.3V to +6.0V
Operating Temperature Range	
Commercial (noncondensing)	0°C to +70°C
Operating Temperature Range	
Industrial (noncondensing)	
Storage Temperature Range	
EDIP	40°C to +85°C
PDIP. SO. PLCC. TQFP	55°C to +125°C

Lead Temperature (soldering, 10s)+260°									
(Note: EDIP is hand or wave-soldered only.)									
Soldering Temperature (reflow)									
PDIP, SO, PLCC	+260°C								
TQFP	+245°C								

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended perioHT may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

(VCC = +4.5V to +5.5V, TA = over the operating range, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	Vcc	(Note 3)	4.5		5.5	V
VBAT Input Voltage	VBAT	(Note 3)	2.5		4.0	V
Input Logic 1	VIH	(Note 3)	2.2		Vcc + 0.3	V
Input Logic 0	VIL	(Note 3)	-0.3		+0.8	V
VCC Power-Supply Current	I _{CC1}	(Note 4)			15	mA
VCC Standby Current	Iccs	(Note 5)				mA
Input Leakage	lı∟		-1.0		+1.0	μΑ
I/O Leakage	loL	(Note 6)	-1.0		+1.0	μΑ
Input Current	Імот	(Note 7)	-1.0		+500	μΑ
Output at 2.4V	Іон	(Note 3)	-1.0			mA
Output at 0.4V IOL		(Note 3)			4.0	mA
Power-Fail Voltage	VpF	(Note 3)	4.0	4.25	4.5	V
VRT Trip Point	VRT _{TRIP}			1.3		V



DC ELECTRICAL CHARACTERISTICS

(VCC = 0V, VBAT = 3.0V, TA = over the operating range, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
VBAT Current (OSC On); TA = +25°C, VBACKUP = 3.0V	I _{BAT}	(Note 8)			500	nA
VBAT Current (Oscillator Off)	IBATDR	(Note 8)			100	nA


AC ELECTRICAL CHARACTERISTICS

(Vcc = 4.5V to 5.5V, TA = over the operating range.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Cycle Time	tcyc		385		DC	ns
Pulse Width, HT Low or R/W High	PWEL		150			ns
Pulse Width, HT High or R/W Low	PWEH		125			ns
Input Rise and Fall	tR, tF				30	ns
R/W Hold Time	tRWH		10			ns
R/W Setup Time Before HT/E	t _{RWS}		50			ns
Chip-Select Setup Time Before HT or R/W	tcs		20			ns
Chip-Select Hold Time	tcH		0			ns
Read-Data Hold Time	tDHR		10		80	ns
Write-Data Hold Time	t _{DHW}		0			ns
Address Valid Time to AS Fall	tasl		30			ns
Address Hold Time to AS Fall	tAHL		10			ns
Delay Time HT/E to AS Rise	tASD		20			ns
Pulse Width AS High	PWASH		60			ns
Delay Time, AS to HT/E Rise	tASED		40			ns
Output Data Delay Time from HT or R/W	tDDR		20		120	ns
Data Setup Time	tHTW		100			ns
Reset Pulse Width	tRWL		5			μs
IRQ Release from HT	tirht				2	μs
IRQ Release from RESET	t _{IRR}				2	μs



Motorola Bus Read/Write Timing




Intel Bus Write Timing







Intel Bus Read Timing



IRQ Release Delay Timing



Power-Up/Power-Down Timing





POWER-UP/POWER-DOWN CHARACTERISTICS

 $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C) \text{ (Note 2)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Recovery at Power-Up	tRPU		20		200	ms
VCC Fall Time; VPF(MAX) to VPF(MIN)	tF		300			μs
V _{CC} Rise Time; V _{PF} (MIN) to V _{PF} (MAX)	tR		0			μs

DATA RETENTION

 $(TA = +25^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Expected Data Retention	tDR		10			years

CAPACITANCE

 $(TA = +25^{\circ}C)$ (Note 9)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Capacitance on All Input Pins Except X1 and X2	C _{IN}				5	pF
Capacitance on IRQ, SQW, and DQ Pins	C _{IO}				7	pF

AC TEST CONDITIONS

PARAMETER	TEST CONDITIONS
Input Pulse Levels	0 to 3.0V
Output Load Including Scope and Jig	50pF + 1TTL Gate
Input and Output Timing Measurement Reference Levels	Input/Output: VIL maximum and VIH minimum
Input-Pulse Rise and Fall Times	5ns

WARNING: Negative undershoots below -0.3V while the part is in battery-backed mode may cause loss of data.

Note 1: RTC modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. However, post-solder cleaning with waterwashing techniques is acceptable, provided that ultrasonic vibrations are not used to prevent crystal damage.

Note 2: Limits at -40°C are guaranteed by design and not production tested.

Note 3: All voltages are referenced to ground.

Note 4: All outputs are open.

Note 5: Specified with CS = HT = R/W = RESET = VCC; MOT, AS, AD0-AD7 = 0; VBACKUP open.

Note 6: Applies to the AD0 to AD7 pins, the IRQ pin, and the SQW pin when each is in a high-impedance state.

Note 7: The MOT pin has an internal 20k∧ pulldown.

Note 8: Measured with a 32.768kHz crystal attached to X1 and X2.


Note 9: Guaranteed by design. Not production tested.


Note 10: Measured with a 50pF capacitance load.




Typical Operating Characteristics

(VCC = +5.0V, TA = +25°C, unless otherwise noted.)





Functional Diagram







Pin Description

PIN		PIN			
SO, PDIP	EDIP	PLCC	TQFP	NAME	FUNCTION
1	1	2	29	MOT	Motorola or Intel Bus Timing Selector. This pin selects one of two bus types. When connected to VCC, Motorola bus timing is selected. When connected to GND or left disconnected, Intel bus timing is selected. The pin has an internal pulldown resistor.
2	_	3	30	X1	Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for operation with a crystal having a 6pF specified load
3	_	4	31	X2	capacitance (CL). Pin X1 is the input to the oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the internal oscillator, pin X2, is left unconnected if an external oscillator is connected to pin X1.
4–11	4–11	5–10, 12, 14	1, 2, 3, 5, 7, 8, 9, 11	AD0- AD7	Multiplexed, Bidirectional Address/Data Bus. The addresses are presented during the first portion of the bus cycle and latched into the device by the falling edge of AS. Write data is latched by the falling edge of HT (Motorola timing) or the rising edge of R/W (Intel timing). In a read cycle, the device outputs data during the latter portion of HT (HT and R/W high for Motorola timing, HT low and R/W high for Intel timing). The read cycle is terminated and the bus returns to a high-impedance state as HT transitions low in the case of Motorola timing or as HT transitions high in the case of Intel timing.
12, 16	12	15, 20	12, 17	GND	Ground
13	13	16	13	CS	Active-Low Chip-Select Input. The chip-select signal must be asserted low for a bus cycle in the device to be accessed. CS must be kept in the active state during HT and AS for Motorola timing and during HT and R/W for Intel timing. Bus cycles that take place without asserting CS will latch addresses, but no access occurs. When Vcc is below VPF volts, the device inhibits access by internally disabling the CS input. This action protects the RTC data and the RAM data during power outages.
14	14	17	14	AS	Address Strobe Input. A positive-going address-strobe pulse serves to demultiplex the bus. The falling edge of AS causes the address to be latched within the device. The next rising edge that occurs on the AS bus clears the address regardless of whether CS is asserted. An address strobe must immediately precede each write or read access. If a write or read is performed with CS deasserted, another address strobe must be performed prior to a read or write access with CS asserted.
15	15	19	16	R/W	Read/Write Input. The R/W pin has two modes of operation. When the MOT pin is connected to VCC for Motorola timing, R/W is at a level that indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while HT is high. A write cycle is indicated when R/W is low during HT. When the MOT pin is connected to GND for Intel timing, the R/W signal is an active-low signal. In this mode, the R/W pin operates in a similar fashion as the write-enable signal (WE) on generic RAMs. Data are latched on the rising edge of the signal.



_Pin Description (continued)

	P	PIN			
SO, PDIP	EDIP	PLCC	TQFP	NAME	FUNCTION
22	2, 3, 16, 20, 21, 22	1, 11, 13, 18, 26	4, 6, 10, 15, 20, 23, 25, 27, 32	N.C.	No Connection. This pin should remain unconnected. Pin 21 is RCLR for the HT12887A/HT12C887B. On the EDIP, these pins are missing by design.
17	17	21	18	нт	Data Strobe or Read Input. The HT pin has two modes of operation depending on the level of the MOT pin. When the MOT pin is connected to VCC, Motorola bus timing is selected. In this mode, HT is a positive pulse during the latter portion of the bus cycle and is called data strobe. During read cycles, HT signifies the time that the device is to drive the bidirectional bus. In write cycles, the trailing edge of HT causes the device to latch the written data. When the MOT pin is connected to GND, Intel bus timing is selected. HT identifies the time period when the device drives the bus with read data. In this mode, the HT pin operates in a similar fashion as the outputenable (O E)signal on a generic RAM.
18	18	22	19	RESET	Active-Low Reset Input. The RESET pin has no effect on the clock, calendar, or RAM. On power-up, the RESET pin can be held low for a time to allow the power supply to stabilize. The amount of time that RESET is held low is dependent on the application. However, if RESET is used on power-up, the time RESET is low should exceed 200ms to ensure that the internal timer that controls the device on power-up has timed out. When RESET is low and VCC is above VPF, the following occurs: A. Periodic interrupt-enable (PIE) bit is cleared to 0. B. Alarm interrupt-enable (AIE) bit is cleared to 0. C. Update-ended interrupt-enable (UIE) bit is cleared to 0. D. Periodic-interrupt flag (PF) bit is cleared to 0. E. Alarm-interrupt flag (AF) bit is cleared to 0. G. Interrupt-request status flag (IRQF) bit is cleared to 0. H. IRQ pin is in the high-impedance state. I. The device is not accessible until RESET is returned high. J. Square-wave output-enable (SQWE) bit is cleared to 0. In a typical application, RESET can be connected to VCC. This connection allows the device to go in and out of power fail without affecting any of the control registers.



_Pin Description (continued)

	PIN				
SO, PDIP	EDIP	PLCC	TQFP	NAME	FUNCTION
19	19	23	21	IRQ	Active-Low Interrupt Request Output. The IRQ pin is an active-low output of the device that can be used as an interrupt input to a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. The processor program normally reaHT the C register to clear the IRQ pin. The RESET pin also clears pending interrupts. When no interrupt conditions are present, the IRQ level is in the high-impedance state. Multiple interrupting devices can be connected to an IRQ bus, provided that they are all open drain. The IRQ pin is an open-drain output and requires an external pullup resistor to VCC.
20		24	22	V _{ВАТ}	Connection for a Primary Battery. (HT12885 Only.) Battery voltage must be held between the minimum and maximum limits for proper operation. If a backup supply is not supplied, VBAT must be grounded. Connect the battery directly to the VBAT pin. Diodes in series between the VBAT pin and the battery may prevent proper operation. UL recognized to ensure against reverse charging when used with a lithium battery.
21	21 (HT12887A/ HT12C887B)	25	24	RCLR	Active-Low RAM Clear. The RCLR pin is used to clear (set to logic 1) all the general-purpose RAM, but does not affect the RAM associated with the RTC. To clear the RAM, RCLR must be forced to an input logic 0 during battery-backup mode when VCC is not applied. The RCLR function is designed to be used through a human interface (shorting to ground manually or by a switch) and not to be driven with external buffers. This pin is internally pulled up. Do not use an external pullup resistor on this pin.
23	23	27	26	SQW	Square-Wave Output. The SQW pin can output a signal from one of 13 taps provided by the 15 internal divider stages of the RTC. The frequency of the SQW pin can be changed by programming Register A, as shown in Table 1. The SQW signal can be turned on and off using the SQWE bit in Register B. The SQW signal is not available when VCC is less than VPF.
24	24	28	28	Vcc	DC Power Pin for Primary Power Supply. When V _{CC} is applied within normal limits, the device is fully accessible and data can be written and read. When V _{CC} is below V _{PF} reaHT and writes are inhibited.



Detailed Description

The HT12885 family of RTCs provide 14 bytes of real-time clock/calendar, alarm, and control/status registers and 114 bytes (113 bytes for HT12C887A and HT12C887B) of nonvolatile, battery-backed static RAM. A time-of-day alarm, three maskable interrupts with a common interrupt output, and a programmable square-wave output are available. The devices also operate in either 24-hour or 12-hour format with an AM/PM indicator. A precision temperature-compensated circuit monitors the status of Vcc. If a primary power-supply failure is detected, the devices automatically switch to a back-up supply. The backup supply input supports a primary battery, such as lithium coin cell. The devices are accessed through a multiplexed address/data bus that supports Intel and Motorola modes.

Oscillator Circuit

The HT12885 uses an external 32.768kHz crystal. The oscillator circuit does not require any external resistors or capacitors to operate. Table 1 specifies several crystal parameters for the external crystal. Figure 1 shows a functional schematic of the oscillator circuit. An enable bit in the control register controls the oscillator. Oscillator startup times are highly dependent upon crystal characteristics, PC board leakage, and layout. High ESR and excessive capacitive loaHT are the major contributors to long startup times. A circuit usina crvstal with the recommended characteristics and proper layout usually starts within one second.

An external 32.768kHz oscillator can also drive the HT12885. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is left unconnected.

Table 1. Crystal Specifications*

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS
Nominal Frequency	fo		32.768		kHz
Series Resistance	ESR			50	k∧
Load Capacitance	CL		6		pF

^{*}The crystal, traces, and crystal input pins should be isolated from RF generating signals. Refer to Application Note 58: Crystal Considerations for Dallas Real-Time Clocks for additional specifications.




Figure 1. Oscillator Circuit Showing Internal Bias Network



Clock Accuracy

The accuracy of the clock is dependent upon the accuracy of the crystal and the accuracy of the match between the capacitive load of the oscillator circuit and the capacitive load for which the crystal was trimmed. Additional error is added by crystal frequency drift caused by temperature shifts. External circuit noise coupled into the oscillator circuit can result in the clock running fast. Figure 2 shows a typical PC board layout for isolation of the crystal and oscillator from noise. Refer to Application Note 58: Crystal Considerations with Dallas Real-Time Clocks for more detailed information.

Clock Accuracy for HT12887A, HT12887A,

HT12C887A, HT12C887B Only

The encapsulated DIP modules are trimmed at the factory to an accuracy of ±1 minute per month at +25°C.

Power-Down/Power-Up Considerations

The real-time clock continues to operate, and the RAM, time, calendar, and alarm memory locations remain nonvolatile regardless of the VCC input level. VBAT must remain within the minimum and maximum limits when VCC is not applied. When VCC is applied and exceeHT VPF (power-fail trip point), the device becomes accessible after tREC—if the oscillator is running and the oscillator countdown chain is not in reset (Register A). This time allows the system to stablize after power is applied. If the oscillator is not enabled, the oscillator- enable bit is enabled on power-up, and the device becomes immediately accessible.

Time, Calendar, and Alarm Locations

The time and calendar information is obtained by reading the appropriate register bytes. The time, calendar, and alarm are set or initialized by writing the appropriate register bytes. Invalid time or date entries result in undefined operation. The contents of the 10 time, calendar, and alarm bytes can be either binary or binary-coded decimal (BCD) format.

The day-of-week register increments at midnight, incrementing from 1 through 7. The day-of-week register is used by the daylight saving function, so the value 1 is defined as Sunday. The date at the end of the month is




Figure 2. Layout Example

automatically adjusted for months with fewer than 31 days, including correction for leap years.

Before writing the internal time, calendar, and alarm registers, the SET bit in Register B should be written to logic 1 to prevent updates from occurring while access is being attempted. In addition to writing the 10 time, calendar, and alarm registers in a selected format (binary or BCD), the data mode bit (DM) of Register B must be set to the appropriate logic level. All 10 time, calendar, and alarm bytes must use the same data mode. The SET bit in Register B should be cleared after the data mode bit has been written to allow the RTC to update the time and calendar bytes. Once initialized, the RTC makes all updates in the selected mode. The data mode cannot be changed without reinitializing the 10 data bytes. Tables 2A and 2B show the BCD and binary formats of the time, calendar, and alarm locations.

The 24-12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected, the higher-order bit of the hours byte represents PM when it is logic 1. The time, calendar, and alarm bytes are always accessible because they are double-buffered. Once per second the seven bytes are advanced by one second and checked for an alarm condition.

If a read of the time and calendar data occurs during an update, a problem exists where seconHT, minutes, hours, etc., may not correlate. The probability of reading incorrect time and calendar data is low. Several methoHT of avoiding any possible incorrect time and calendar reaHT are covered later in this text.



The three alarm bytes can be used in two ways. First, when the alarm time is written in the appropriate hours, minutes, and seconHT alarm locations, the alarm interrupt is initiated at the specified time each day, if the alarm-enable bit is high. In this mode, the "0" bits in the alarm registers and the corresponding time registers must always be written to 0 (Table 2A and 2B). Writing the 0 bits in the alarm and/or time registers to 1 can result in undefined operation.

The second use condition is to insert a "don't care" state in one or more of the three alarm bytes. The don't- care code is any hexadecimal value from C0 to FF. The two most significant bits of each byte set the don't-care

condition when at logic 1. An alarm is generated each hour when the don't-care bits are set in the hours byte. Similarly, an alarm is generated every minute with don't-care codes in the hours and minute alarm bytes. The don't-care codes in all three alarm bytes create an interrupt every second.

All 128 bytes can be directly written or read, except for the following:

- 1) Registers C and D are read-only.
- 2) Bit 7 of register A is read-only.
- 3) The MSB of the seconHT byte is read-only.

Table 2A. Time, Calendar, and Alarm Data Modes—BCD Mode (DM = 0)

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE	
00H	0		10 Seco	nHT		Seco	nH		SeconHT	00–59	
01H	0		10 Seco	nHT		Seco	nH		SeconHT	00–59	
02H	0		10 Minutes		Minutes				Minutes	00–59	
03H	0		10 Minu	ıtes		Minu	tes		Minutes Alarm	00–59	
04H	AM/PM	0	0 10 Hours			Hou	ıro		Hours	1-12 +AM/PM	
0411	0	U	10	Hours	Tiouis			Hours	00–23		
05H	AM/PM	0	0	10 Hours	Hours			Hours Alarm	1-12 +AM/PM		
USH	0	U	10	Hours			Hours Alaini	00–23			
06H	0	0	0	0	0 Day		Day	01–07			
07H	0	0	10) Date		Dat	te		Date	01–31	
H80	0	0	0	10 Months		Mor	ıth		Month	01–12	
09H		10	10 Years Ye			Yea	ar		Year	00–99	
0AH	UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0	Control		
0BH	SET	PIE	AIE	UIE	SQWE	DM	24/12	HTE	Control		
0CH	IRQF	PF	AF	UF	0	0	0	0	Control	_	
0DH	VRT	0	0	0	0	0	0	0	Control	_	
0EH-31H	Х	Χ	Х	X	Χ	Х	Х	Х	RAM		
32H		10 C	Century			Cent	ury		Century*	00–99	
33H-7FH	Х	Х	Х	Х	Х	Χ	Х	Х	RAM	_	

X = Read/Write Bit.

Note: Unless otherwise specified, the state of the registers is not defined when power is first applied. Except for the seconHT regis- ter, 0 bits in the time and date registers can be written to 1, but may be modified when the clock updates. 0 bits should always be written to 0 except for alarm mask bits.

^{*}HT12C887A, HT12C887B only. General-purpose RAM on HT12885, HT12887A, and HT12887A.



Table 2B. Time, Calendar, and Alarm Data Modes—Binary Mode (DM = 1)

ADDRESS	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	FUNCTION	RANGE
00H	0	0			Secon	Н			SeconHT	00-3B
01H	0	0			Secon	Н			SeconHT	00-3B
02H	0	0		Minutes					Minutes	00-3B
03H	0	0			Minute	s			Minutes Alarm	00-3B
0.41.1	AM/PM		0	0		Hou	rs		Harrina	01-0C +AM/PM
04H	0	0	0		Н	lours			Hours	00–17
05H	AM/PM	0	0	0	Hours		Hours Alarm	01-0C +AM/PM		
USH	0				Н	lours			Hours Alaim	00–17
06H	0	0	0	0	0 Day		Day	01–07		
07H	0	0	0			Date			Date	01–1F
08H	0	0	0	0		Mon	ıth		Month	01-0C
09H	0				Year				Year	00–63
0AH	UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0	Control	
0BH	SET	PIE	AIE	UIE	SQWE	DM	24/12	HTE	Control	
0CH	IRQF	PF	AF	UF	0	0	0	0	Control	_
0DH	VRT	0	0	0	0	0	0	0	Control	
0EH-31H	Х	Х	Х	Х	Х	Х	Х	Х	RAM	_
32H		1	N/A			N//	4		Century*	_
33H-7FH	Х	Х	Х	Х	Х	Χ	Χ	Χ	RAM	_

X = Read/Write Bit.

Note: Unless otherwise specified, the state of the registers is not defined when power is first applied. Except for the seconHT regis- ter, 0 bits in the time and date registers can be written to 1, but may be modified when the clock updates. 0 bits should always be written to 0 except for alarm mask bits.

^{*}HT12C887A, HT12C887B only. General-purpose RAM on HT12885, HT12887A, and HT12887A.



_Control Registers

The real-time clocks have four control registers that are accessible at all times, even during the update cycle.

Control Register A

MSB LSB

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0

Bit 7: Update-In-Progress (UIP). This bit is a status flag that can be monitored. When the UIP bit is a 1, the update transfer occurs soon. When UIP is a 0, the update transfer does not occur for at least 244µs. The time, calendar, and alarm information in RAM is fully available for access when the UIP bit is 0. The UIP bit is read-only and is not affected by RESET. Writing the SET bit in Register B to a 1 inhibits any update transfer and clears the UIP status bit.

Bits 6, 5, and 4: DV2, DV1, DV0. These three bits are used to turn the oscillator on or off and to reset the countdown chain. A pattern of 010 is the only combination of bits that turn the oscillator on and allow the RTC to keep time. A pattern of 11x enables the oscillator but holHT the countdown chain in reset. The next update occurs at 500ms after a pattern of 010 is written to DV0, DV1, and DV2.

Bits 3 to 0: Rate Selector (RS3, RS2, RS1, RS0). These four rate-selection bits select one of the 13 taps on the 15-stage divider or disable the divider output. The tap selected can be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The user can do one of the following:

- Enable the interrupt with the PIE bit;
- 2) Enable the SQW output pin with the SQWE bit;
- Enable both at the same time and the same rate;
 or
- 4) Enable neither.

Table 3 lists the periodic interrupt rates and the squarewave frequencies that can be chosen with the RS bits. These four read/write bits are not affected by RESET.



Control Register B

MSB LSB

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SET	PIE	AIE	UIE	SQWE	DM	24/12	HTE

Bit 7: SET. When the SET bit is 0, the update transfer functions normally by advancing the counts once per second. When the SET bit is written to 1, any update transfer is inhibited, and the program can initialize the time and calendar bytes without an update occurring in the miHTt of initializing. Read cycles can be executed in a similar manner. SET is a read/write bit and is not affected by RESET or internal functions of the device.

Bit 6: Periodic Interrupt Enable (PIE). The PIE bit is a read/write bit that allows the periodic interrupt flag (PF) bit in Register C to drive the IRQ pin low. When the PIE bit is set to 1, periodic interrupts are generated by driving the IRQ pin low at a rate specified by the RS3–RS0 bits of Register A. A 0 in the PIE bit blocks the IRQ output from being driven by a periodic interrupt, but the PF bit is still set at the periodic rate. PIE is not modified by any internal device functions, but is cleared to 0 on RESET.

Bit 5: Alarm Interrupt Enable (AIE). This bit is a read/write bit that, when set to 1, permits the alarm flag (AF) bit in Register C to assert IRQ. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes, including a don't-care alarm code of binary 11XXXXXX. The AF bit does not initiate the IRQ signal when the AIE bit is set to 0. The internal functions of the device do not affect the AIE bit, but is cleared to 0 on RESET.

Bit 4: Update-Ended Interrupt Enable (UIE). This bit is a read/write bit that enables the update-end flag (UF) bit in Register C to assert IRQ. The RESET pin going low or the SET bit going high clears the UIE bit.

The internal functions of the device do not affect the UIE bit, but is cleared to 0 on RESET.

Bit 3: Square-Wave Enable (SQWE). When this bit is set to 1, a square-wave signal at the frequency set by the rate-selection bits RS3–RS0 is driven out on the SQW pin. When the SQWE bit is set to 0, the SQW pin is held low. SQWE is a read/write bit and is cleared by RESET. SQWE is low if disabled, and is high impedance when VCC is below VPF. SQWE is cleared to 0 on RESET.

Bit 2: Data Mode (DM). This bit indicates whether time and calendar information is in binary or BCD format. The DM bit is set by the program to the appropriate format and can be read as required. This bit is not modified by internal functions or RESET. A 1 in DM signifies binary data, while a 0 in DM specifies BCD data.

Bit 1: 24/12. The 24/12 control bit establishes the format of the hours byte. A 1 indicates the 24-hour mode and a 0 indicates the 12-hour mode. This bit is read/write and is not affected by internal functions or RESET.

Bit 0: Daylight Saving Enable (HTE). This bit is a read/write bit that enables two daylight saving adjustments when HTE is set to 1. On the first Sunday in April, the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM, it changes to 1:00:00 AM. When HTE is enabled, the internal logic test for the first/last Sunday condition at midnight. If the HTE bit is not set when the test occurs, the daylight saving function does not operate correctly. These adjustments do not occur when the HTE bit is 0. This bit is not affected by internal functions or RESET.



Control Register C

MSB LSB

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IRQF	PF	AF	UF	0	0	0	0

Bit 7: Interrupt Request Flag (IRQF). This bit is set to 1 when any of the following are true:

PF = PIE = 1

AF = AIE = 1

UF = UIE = 1

Any time the IRQF bit is 1, the IRQ pin is driven low. This bit can be cleared by reading Register C or with a RESET.

Bit 6: Periodic Interrupt Flag (PF). This bit is readonly and is set to 1 when an edge is detected on the selected tap of the divider chain. The RS3 through RS0 bits establish the periodic rate. PF is set to 1 independent of the state of the PIE bit. When both PF and PIE are 1s, the IRQ signal is active and sets the IRQF bit. This bit can be cleared by reading Register C or with a RESET. **Bit 5: Alarm Interrupt Flag (AF).** A 1 in the AF bit indicates that the current time has matched the alarm time. If the AIE bit is also 1, the IRQ pin goes low and a 1 appears in the IRQF bit. This bit can be cleared by reading Register C or with a RESET.

Bit 5: Update-Ended Interrupt Flag (UF). This bit is set after each update cycle. When the UIE bit is set to 1, the 1 in UF causes the IRQF bit to be a 1, which asserts the IRQ pin. This bit can be cleared by reading Register C or with a RESET.

Bits 3 to 0: Unused. These bits are unused in Register C. These bits always read 0 and cannot be written.

Control Register D

MSB LSB

BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VRT	0	0	0	0	0	0	0

Bit 7: Valid RAM and Time (VRT). This bit indicates the condition of the battery connected to the VBAT pin. This bit is not writeable and should always be 1 when read. If a 0 is ever present, an exhausted internal lithium energy source is indicated and both the contents of

the RTC data and RAM data are questionable. This bit is unaffected by RESET.

Bits 6 to 0: Unused. The remaining bits of Register D are not usable. They cannot be written and they always read 0.



Century Register ____(HT12C887A/HT12C887B Only)

The century register at location 32h is a BCD register designed to automatically load the BCD value 20 as the year register changes from 99 to 00. The MSB of this register is not affected when the load of 20 occurs, and remains at the value written by the user.

Nonvolatile RAM (NV RAM)

The general-purpose NV RAM bytes are not dedicated to any special function within the device. They can be used by the processor program as battery-backed memory and are fully available during the update cycle.

_Interrupts

The RTC family includes three separate, fully automatic sources of interrupt for a processor. The alarm interrupt can be programmed to occur at rates from once per second to once per day. The periodic interrupt can be selected for rates from 500ms to 122µs. The update-ended interrupt can be used to indicate to the program that an update cycle is complete. Each of these independent interrupt conditions is described in greater detail in other sections of this text.

The processor program can select which interrupts, if any, are to be used. Three bits in Register B enable the interrupts. Writing a logic 1 to an interrupt-enable bit permits that interrupt to be initiated when the event occurs. A 0 in an interrupt-enable bit prohibits the IRQ pin from being asserted from that interrupt condition. If an interrupt flag is already set when an interrupt is enabled, IRQ is immediately set at an active level, although the interrupt initiating the event may have occurred earlier. As a result, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs, the relating flag bit is set to logic 1 in Register C. These flag bits are set independent of the state of the corresponding enable bit in Register B. The flag bit can be used in a polling mode without enabling the corresponding enable bits. The interrupt flag bit is a status bit that software can interrogate as necessary. When a flag is set, an indication is given to software that an interrupt event has occurred since the flag bit was last read; however, care should be taken when using the flag bits as they are cleared each time Register C is read. Double latching is included with Register C so that bits that are set remain stable throughout the read cycle. All bits that are set (high) are cleared when read, and new interrupts that are pending during the read cycle are held until after the cycle is completed. One, two, or three bits can be set when reading Register C. Each used flag bit should be examined when Register C is read to ensure that no interrupts are lost.

The second flag bit method is used with fully enabled interrupts. When an interrupt flag bit is set and the corresponding interrupt-enable bit is also set, the IRQ pin is asserted low. IRQ is asserted as long as at least one of the three interrupt sources has its flag and enable bits set. The IRQF bit in Register C is a 1 whenever the IRQ pin is driven low. Determination that the RTC initiated an interrupt is accomplished by reading Register C. A logic 1 in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the device. The act of reading Register C clears all active flag bits and the IRQF bit.

-Oscillator Control Bits

When the HT12887A, HT12887A, HT12C887A, and HT12C887B are shipped from the factory, the internal oscillator is turned off. This prevents the lithium energy cell from being used until the device is installed in a system.

A pattern of 010 in bits 4 to 6 of Register A turns the oscillator on and enables the countdown chain. A pattern of 11x (DV2 = 1, DV1 = 1, DV0 = X) turns the oscillator on, but holHT the countdown chain of the oscillator in reset. All other combinations of bits 4 to 6 keep the oscillator off.

__Square-Wave Output Selection

Thirteen of the 15 divider taps are made available to a 1-of-16 multiplexer, as shown in the functional diagram. The square-wave and periodic-interrupt generators share the output of the multiplexer. The RS0–RS3 bits in Register A establish the output frequency of the multiplexer (see Table 1). Once the frequency is selected, the output of the SQW pin can be turned on and off under program control with the square-wave enable bit, SQWE.

Periodic Interrupt Selection

The periodic interrupt causes the IRQ pin to go to an active state from once every 500ms to once every 122µs. This function is separate from the alarm interrupt, which can be output from once per second to once per day. The periodic interrupt rate is selected using the same Register A bits that select the square-wave frequency (Table 1). Changing the Register A bits affects the square-wave frequency and the periodic-interrupt output. However, each function has a separate enable bit in Register B. The SQWE bit controls the square-wave output. Similarly, the PIE bit in Register B enables the periodic interrupt. The periodic interrupt can be used with software counters to measure inputs, create output intervals, or await the next needed software function.



Table 3. Periodic Interrupt Rate and Square-Wave Output Frequency

	SELEC REGIS	_	3	tPI PERIODIC INTERRUPT	SQW OUTPUT FREQUENCY
RS3	RS2	RS1	RS0	RATE	TREGOLITOT
0	0	0	0	None	None
0	0	0	1	3.90625ms	256Hz
0	0	1	0	7.8125ms	128Hz
0	0	1	1	122.070µs	8.192kHz
0	1	0	0	244.141µs	4.096kHz
0	1	0	1	488.281µs	2.048kHz
0	1	1	0	976.5625µs	1.024kHz
0	1	1	1	1.953125ms	512Hz
1	0	0	0	3.90625ms	256Hz
1	0	0	1	7.8125ms	128Hz
1	0	1	0	15.625ms	64Hz
1	0	1	1	31.25ms	32Hz
1	1	0	0	62.5ms	16Hz
1	1	0	1	125ms	8Hz
1	1	1	0	250ms 4Hz	
1	1	1	1	500ms	2Hz

Update Cycle

The device executes an update cycle once per second regardless of the SET bit in Register B. When the SET bit in Register B is set to 1, the user copy of the double-buffered time, calendar, and alarm bytes is frozen and does not update as the time increments. However, the time countdown chain continues to update the internal copy of the buffer. This feature allows time to maintain accuracy independent of reading or writing the time, calendar, and alarm buffers, and also guarantees that time and calendar information is consistent. The update cycle also compares each alarm byte with the corre-

sponding time byte and issues an alarm if a match or if a don't-care code is present in all three positions.


There are three methoHT that can handle RTC access that avoid any possibility of accessing inconsistent time and calendar data. The first method uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle that indicates over 999ms is available to read valid time and date information. If this interrupt is used, the IRQF bit in Register C should be cleared before leaving the interrupt routine.

A second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress. The UIP bit pulses once per second. After the UIP bit goes high, the update transfer occurs 244 μ s later. If a low is read on the UIP bit, the user has at least 244 μ s before the time/calendar data is changed. Therefore, the user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244 μ s.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (Figure 3). Periodic interrupts that occur at a rate greater than tBUC allow valid time and date information to be reached at each occurrence of the periodic interrupt. The reaHT should be complete within one (tPI/2 + tBUC) to ensure that data is not read during the update cycle.

Handling, PC Board Layout, and Assembly


The EDIP module can be successfully processed through conventional wave-soldering techniques so long as temperature exposure to the lithium energy source does not exceed +85°C. Post-solder cleaning with waterwashing techniques is acceptable, provided that ultrasonic vibration is not used. Such cleaning can damage the crystal.






Note: HT12C887 Wave soldering and reflow soldering are not allowed. Only manual soldering is allowed.

TOP VIEW







RELIABILITY REPORT FOR

HT12C887, Pb-Free



Conclusion:

The following qualification successfully meets the quality and reliability standards required of all Dallas Semiconductor products and processes:

HT12C887, Batangas Bent Frame Assembly, Pb-Free

In addition, Dallas Semiconductor's continuous reliability monitor program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards. The current status of the reliability monitor program can be viewed at http://www.maxim-ic.com/TechSupport/dsreliability.html.*

Module Description

A description of this Module can be found in the product data sheet. You can find the product data sheet at http://dbserv.maxim-ic.com/l_datasheet3.cfm.*

Reliability Derating:

A module device consists of one or more IC's in a single, upward integrated, package. This package is assembled to include batteries, crystals, and other piece parts that make up the configuration of the Module. Because of either the complexity of the package or the included piece parts, standard high temperature reliability testing is not possible. Therefore, in order to determine the reliability of module products, the reliability of each of the piece parts is individually determined, then summed to determine the reliability of the integrated module product. If there are "n" significant components in the module then:

Failure Rates are reported in FITs (Failures in Time) or MTTF (Mean Time To Failure). The FIT rate is related to MTTF by:

MTTF = 1/Fr

NOTE: MTTF is frequently used interchangeably with MTBF.

The calculated failure rate for this module/assembly is:

Module Device:	Module Units:	Quantity:	Fails:	Ea:	Beta:	MTTF (Yrs):	FITs:
BR1225	1	100	1	1.0	0.0	175984	0.6
CRYSTAL	1	100	0	0.7	0.0	12463	9.2
HT12885	1	154	0	0.7	0.0	18096	6.3
Totals:						7083	16.1

The parameters used to calculate the module failure rate are as follows

Cf: 60% Tu: 25 °C Vu: 5.5 Volts



The reliability data follows. At the start of this data is the module assembly information. This is a description of the module. The next section is the detailed reliability data for each stress found in the qualification / monitor. If there are additional processes or assemblies used as part of this report, a description of each will follow which includes the respective reliability data for that process/ assembly. The reliability data section includes the latest data available. Some of this data may be generic with other packages or products.

* Some proprietary products may be excepted from this requirement

Assembly Information:

Assembly Site: **Batangas Assembly**

Pin Count:

Package Type: Module Bent Frame (Pb-Free)

Body Size: 720 Mold Compound: Amicon

Lead Frame: Stamped Alloy 42 Lead Finsh: Sn Dip 100%

Die Attach: 84-1 LMISR4 Epoxy Silverfilled Ablebond

Bond Wire / Size: Au / 1.3 mil Flammability: UL 94-V0 NA

Moisture Sensitivity

(JEDEC J-STD20A)

Date Code Range: 0713 to 0713

DATE CODE: 0713	LOT	IUMBER:	MG360507-QUAL	VEHICLE:	HT12CR887			
TEMPERATURE HUM	IDITY BIA	s						
DESCRIPTION	DATE CD	CONDITIO	ON		READPOINT	QTY	FAILS	FA#
BIASED MOISTURE	0713	85/85, 5.5	VOLTS		1000 HRS	77	0	
VISUAL INSPECTION	0713	WHISKER	RS < 50uM			77	0	
					Total:		0	
PACKAGE TESTS								
DESCRIPTION	DATE CD	CONDITIO	ON		READPOINT	QTY	FAILS	FA#
X-RAY FLUORESCENCE	0713	TO BE DO	ONE BY F/A			12	0	
SOLDERABILITY (Sn/Pb)	0713	JESD22-E	3102, COND C (215C)			6	0	
SOLDERABILITY (Pb- Free)	0713	JESD22-E	3102, COND C (245C)			6	0	
,					Total:		0	
STORAGE LIFE								
DESCRIPTION	DATE CD	CONDITIO	ON		READPOINT	QTY	FAILS	FA#
STORAGE LIFE	0713	85 C			1000 HRS	77	0	
VISUAL INSPECTION	0713	WHISKER	RS < 50uM			77	0	
					Total:		0	
TEMPERATURE CYCI	_E							
DESCRIPTION	DATE CD	CONDITIO	ON		READPOINT	QTY	FAILS	FA#
TEMP CYCLE, 5' RAMP, 10' DWELL	0713	-40 TO 85	С		1000 CYS	77	0	
VISUAL INSPECTION	0713	WHISKER	RS < 50uM			77	0	
					Total:		0	





Assembly Information:

Assembly Site: **Batangas Assembly**

Pin Count:

Module Bent Frame (Pb-Free) Package Type:

Body Size: 720 Mold Compound: Amicon

Lead Frame: Stamped Copper CDA194

Lead Finsh: Sn Dip 100%

Die Attach: 84-1 LMISR4 Epoxy Silverfilled Ablebond

Bond Wire / Size: Au / 1.3 mil Flammability: UL 94-V0 NA

Moisture Sensitivity (JEDEC J-STD20A)

0914 to 0914

Date Code Range: **VEHICLE:** DS12887 DATE CODE: 0914 LOT NUMBER: MG367486-QUAL **TEMPERATURE HUMIDITY BIAS DESCRIPTION** DATE CD CONDITION READPOINT QTY **FAILS** FA# **BIASED MOISTURE** 0914 85/85, 5.5 VOLTS 1000 HRS 77 0 VISUAL INSPECTION 0914 WHISKERS < 50uM 0 Total: 0 **PACKAGE TESTS** DESCRIPTION DATE CD CONDITION READPOINT QTY FAILS FA# SOLDERABILITY (Pb-0914 JESD22-B102, COND C (245C) 3 0 Free) SOLDERABILITY (Sn/Pb) 0914 JESD22-B102, COND C (245C) 3 0 MIL-STD-883-2012: TOP & SIDE VIEW 0 X-RAY 0914 6 PHYSICAL DIMENSIONS 0914 JESD22-B100 0 6 MARK PERMANENCY 0914 JESD22-B107 6 0 LEAD INTEGRITY 0914 JESD22-B105, COND B 6 0 0 Total: STORAGE LIFE **DESCRIPTION** DATE CD CONDITION READPOINT QTY FAILS FA# 0914 85 C 1000 HRS 0 STORAGE LIFE 77 VISUAL INSPECTION 0914 WHISKERS < 50uM 3 0 Total: 0 **TEMPERATURE CYCLE DESCRIPTION** DATE CD CONDITION **READPOINT** QTY FAILS FA# TEMP CYCLE, 5' RAMP, 0914 -40 TO 85C 1000 CYS 77 0 10' DWELL VISUAL INSPECTION 0914 WHISKERS < 50uM 3 0 0 Total: DATE CODE: 0914 LOT NUMBER: MG367487-QUAL VEHICLE: DS12887 **TEMPERATURE HUMIDITY BIAS DESCRIPTION** DATE CD CONDITION **READPOINT** QTY FAILS FA# 75 0 **BIASED MOISTURE** 0914 85/85, 5.5 VOLTS 1000 HRS VISUAL INSPECTION 0 0914 WHISKERS < 50uM 3 0 Total:





PACKAGE TESTS						
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
SOLDERABILITY (Sn/Pb)	0914	JESD22-B102, COND C (245C)		3	0	
X-RAY	0914	MIL-STD-883-2012 : TOP & SIDE VIEW		6	0	
PHYSICAL DIMENSIONS	0914	JESD22-B100		6	0	
MARK PERMANENCY	0914	JESD22-B107		6	0	
LEAD INTEGRITY	0914	JESD22-B105, CONDB		6	0	
			Total:		0	
STORAGE LIFE						
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
STORAGE LIFE	0914	85 C	1000 HRS	77	0	
VISUAL INSPECTION	0914	WHISKERS < 50uM		3	0	
			Total:		0	
TEMPERATURE CYCL	.E					
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
TEMP CYCLE, 5' RAMP, 10' DWELL	0914	-40 TO 85C	1000 CYS	77	0	
VISUAL INSPECTION	0914	WHISKERS < 50uM		3	0	
			Total:		0	
DATE CODE: 0914	LOT	IUMBER: MG367488-QUAL VEHIC	CLE: DS12887			
TEMPERATURE HUMI	DITY BIA	S				
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
BIASED MOISTURE	0914	85/85, 5.5 VOLTS	1000 HRS	70	0	
VISUAL INSPECTION	0914	WHISKERS < 50uM		3	0	
			Total:		0	
PACKAGE TESTS						
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
SOLDERABILITY (Pb-Free)	0914	JESD22-B102, COND C (245C)		3	0	
SOLDERABILITY (Sn/Pb)	0914	JESD22-B102, COND C (245C)		3	0	
X-RAY	0914	MIL-STD-883-2012 : TOP & SIDE VIEW		6	0	
PHYSICAL DIMENSIONS	0914	JESD22-B100		6	0	
MARK PERMANENCY	0914	JESD22-B107		6	0	
LEAD INTEGRITY	0914	JESD22-B105, CONDB		6	0	
X-RAY FLUORESCENCE	0914	TO BE DONE BY F/A		6	0	
			Total:		0	
STORAGE LIFE						
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
STORAGE LIFE	0914	85 C	1000 HRS	77	0	
VISUAL INSPECTION	0914	WHISKERS < 50uM		3		
			Total:		0	
TEMPERATURE CYCL	.E					
DESCRIPTION	DATE CD	CONDITION	READPOINT	QTY	FAILS	FA#
TEMP CYCLE, 5' RAMP, 10' DWELL	0914	-40 TO 85C	1000 CYS	77	0	

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Real Time Clock category:

Click to view products by HTCSEMI manufacturer:

Other Similar products are found below:

DS1302Z-LF CDP68HC68T1M DS1306 RX8900SA UA3 PURE SN RX8900SA UB3 PURE SN RX8130CE B0 PT7C4563UEX

RX8900SA UC3 PURE SN RX8130CE BX PCF85263AUKZ RX6110SA:B3 PURE SN RX-8564LC:B PURE SN RX-8803LCUB PURE SN

BULK RX6110SA:B0 PURE SN RX-8025SA:AC0 RX-8571SA:B0 PURE SN RTC-8564JE:BB ROHS RX-4045SAAA0 PURE SN

RX8804CE XB0 RX8111CE A0 RX8111CE B0 ISL12022MIBZ-TR5421 PT7C4363WEX PT7C4563LEX HT1302ARSZ PCF8563

BM85163ESA DS1302MM/TR DS1302ZMM/TR BL5372 SOP8 HG1381M/TR PCF8563MM/TR HT1381M/TR HT4338ARZ

HT1302ANZ HT4339ARZ HT1307ANZ PCF8563-HXY JHT8563ARZ RV-4162-C7-32.768KHZ-20PPM-TA-QA RV-3129-C3
32.768KHZ-6PPM-OPTION-A-TA-QC RV-8803-C7-32.768KHZ-7PPM-TA105-QA RX8130CE:BB X1B000301000200 SL1307ZN+T

SL8563T-G DS1302Z MCP79401-I/ST MCP79400-I/ST MCP79401-I/SN