

CMOS 256K 2-Wire Serial EEPROM

Features

- Operating voltage: 1.8V~5.5V for temperature -40 °C to +85 °C
- Low power consumption

 Operation: 5mA max.
 Standby: 3µA max.
- Internal organization: 256×8
- 2-wire serial interface
- Write cycle time: 5ms max.
- · Automatic erase-before-write operation
- Partial page write allowed
- 8-byte Page write modes
- Write operation with built-in timer
- · Hardware controlled write protection
- 40-year data retention
- 106 erase/write cycles per word
- 8-pin DIP/SOP/TSSOP package

General Description


The HT24C256 is a 256K-bit serial read/write nonvolatile memory device using the CMOS floating gate process. Its 2048 bits of memory are organized

into 256 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. Up to eight HT24C256 devices may be connected to the same 2-wire bus. The HT24C256 is guaranteed for 1M erase/write cycles


and 40-year data retention.

Pin Description

Pin Name	I/O	Description
A0~A2	Ι	Address inputs
SDA	I/O	Serial data inputs/output
SCL	Ι	Serial clock data input
WP	Ι	Write protect
VSS		Negative power supply, ground
VCC	_	Positive power supply



Block Diagram



Pin Assignment

A0 🗆 1	\mathbf{O}	8	bvc
A1C 2		7	b w
A2 🗆 3		6	🗅 SCL
vss ⊏4		5	🗆 SD



Absolute Maximum Ratings

Supply Voltage	$V_{ss-0.3V}$ to V_{ss} +6.0V	Storage Temperature	-50° C to 125 °C
Input Voltage	$V_{ss-0.3V}$ to V_{cc} +0.3V	Operating Temperature	-40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=-40°C~+85°C

0	Demonster		Test Conditions		-		
Symbol	Parameter	Vcc	Conditions	Min.	Тур.	Max.	Unit
Vcc	Operating Voltage	_	-40 ℃ to +85 ℃	1.8	_	5.5	V
ICC1	Operating Current	5V	Read at 400kHz	_	_	2	mA
ICC2	Operating Current	5V	Write at 400kHz	_	_	5	mA
V⊫	Input Low Voltage	—	_	-0.45		0.3Vcc	V
V⊪	Input High Voltage	—	_	0.7Vcc	_	Vcc+0.5	V
N/		2.4V	lo∟=2.1mA	_		0.4	V
Vol	Output Low Voltage	1.8V	lo∟=0.7mA	_	_	0.2	V
lu	Input Leakage Current	5V	ViN=0 or Vcc			1	μA
Ilo	Output Leakage Current	5V	Vout=0 or Vcc	_	_	1	μA
			ViN=0 or Vcc	_	_	3	μA
			SDA, SCL=VCC A0, A1, A2, WP=VSS	_	_	1	μΑ
Isтв	Standby Current		VIN=0 or Vcc	_	_	2	μA
		1.8V	SDA, SCL=VCC A0, A1, A2, WP=VSS	_	_	1	μA
CIN	Input Capacitance (See Note)	_	f=1MHz, 25 ℃			6	pF
Соит	Output Capacitance (See Note)	_	f=1MHz, 25 ℃	_		8	pF

Note: These parameters are periodically sampled but not 100% tested.



A.C. Characteristics

Ta=-40°C~+85°C

Symbol	Parameter	Remark Vcc=		Vcc=1.8V~5.0V		Vcc=2.5V~5.0V	
Symbol	Farameter	Keinark	Min.	Max.	Min.	Max.	Unit
fsк	Clock Frequency	—	—	400	—	1000	kHz
tнigн	Clock High Time	_	600	—	400	—	ns
t LOW	Clock Low Time	_	1200	_	600	_	ns
tr	SDA and SCL Rise Time	Note	—	300	_	300	ns
tr	SDA and SCL Fall Time	Note	_	300	_	300	ns
thd:sta	START Condition Hold Time	After this period the first clock pulse is generated	600	_	250	_	ns
tsu:sta	START Condition Setup	Only relevant for repeated START condition	600	_	250	_	ns
thd:dat	Data Input Hold Time	_	0	_	0	_	ns
tsu:dat	Data Input Setup Time	_	150	_	100	_	ns
tsu:sto	STOP Condition Setup Time	—	600	_	250	_	ns
taa	Output Valid from Clock	_	_	900	_	600	ns
t BUF	Bus Free Time	Time in which the bus must be free before a new transmission can start	1200	_	500	_	ns
ts₽	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	—	50	—	50	ns
t wr	Write Cycle Time	_	_	5	_	5	ms

Note: These parameters are periodically sampled but not 100% tested. For relative timing, refer to timing diagrams.



Functional Description

• Serial clock - SCL

The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

Serial data – SDA

The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

• Address Inputs – A0, A1, A2

The A2, A1 and A0 pins are device address inputs that are hard wired or left not connected. When the pins are hard wired, as many as eight 256K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). The code for the selected device is setup by connecting these inputs to either VSS or VCC. If any pin is left unconnected in a floating state will be internally read as having a low input, VSS, value.

Write protect – WP

The HT24C256 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to VSS or left floating. When the write protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following table.

WP Pin Status Protect Array		
Vcc	Full Array (256K)	
Vss or floating	Normal Read/Write Operations	

Memory Organization

• HT24C256, 256K Serial EEPROM

Internally organized with 256 8-bit words, the 256K requires an 8-bit data word address for random word addressing.

Device Operations

Clock and data transition

Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.


Start condition

A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram). • Stop condition

A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

Acknowledge

All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



Device Addressing

The 256K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are the A2, A1 and A0 device address bits for the 256K EEPROM. These three bits must compare to their corresponding hard wired input pins.

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.

1 0 1 0 A 2A 1A 0RW D vecieAd edssr



Write Operations

• Byte write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

• Page write

The 256K EEPROM is capable of an 8-byte page write. A page write is initiated the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition.

The data word address lower three (256K) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location (refer to Page write timing).

Acknowledge polling


To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.

• Write protect

The HT24C256 has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24C256 is used as a serial ROM.

Read operations

The HT24C256 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to "1".



Acknowledge Polling Flow

• Current address read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK (High) signal and following stop condition (refer to Current read timing).


Random read

A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a "no ACK" signal (high) followed by a stop condition. (refer to Random read timing).




• Sequential read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a "no ACK" signal (high) followed by a stop condition.






Timing Diagrams



Note: The write cycle time twr is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.



8-pin DIP (300mil) Outline Dimensions








Symbol		Dimensions in inch	
Symbol	Min.	Nom.	Max.
А	0.355	0.365	0.400
В	0.240	0.250	0.280
С	0.115	0.130	0.195
D	0.115	0.130	0.150
E	0.014	0.018	0.022
F	0.045	0.060	0.070
G	_	0.100 BSC	_
Н	0.300	0.310	0.325
	_	_	0.430

Sumbol	Dimensions in mm				
Symbol	Min.	Nom.	Max.		
A	9.02	9.27	10.16		
В	6.10	6.35	7.11		
С	2.92	3.30	4.95		
D	2.92	3.30	3.81		
E	0.36	0.46	0.56		
F	1.14	1.52	1.78		
G	_	2.54 BSC	_		
Н	7.26	7.87	8.26		
<u> </u>	_	_	10.92		



8-pin SOP (150mil) Outline Dimensions









Sumbol		Dimensions in inch	
Symbol	Min.	Nom.	Max.
А	_	0.236 BSC	—
В		0.154 BSC	—
С	0.012	_	0.020
C'		0.193 BSC	_
D	_	_	0.069
E		0.050 BSC	_
F	0.004	_	0.010
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°


Cumbol		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A	—F	6.00 BSC	_
В	—	3.90 BSC	_
С	0.31	—	0.51
C'	—	4.90 BSC	_
D	—	—	1.75
E	_	1.27 BSC	_
F	0.10	—	0.25
G	0.40	_	1.27
Н	0.10	_	0.25
α	0°	_	8°



8-pin TSSOP Outline Dimensions







Symbol	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
А	_	—	0.047	
A1	0.002	—	0.006	
A2	0.031	0.039	0.041	
В	0.007	—	0.012	
С	0.004	_	0.006	
D	0.114	0.118	0.122	
E	_	0.252 BSC	_	
E1	0.169	0.173	0.177	
е	_	0.026 BSC	_	
L	0.018	0.024	0.030	
L1		0.039 BSC		
У	_	0.004	_	
θ	0 °	_	8 °	

Sumhal		Dimensions in mm	
Symbol	Min.	Nom.	Max.
А	—	_	1.20
A1	0.05	_	0.15
A2	0.80	1	1.05
В	0.19		0.30
С	0.09	_	0.16
D	2.90	3.00	3.10
E	—	6.40 BSC	—
E1	4.30	4.40	4.50
е	_	0.65 BSC	_
L	0.45	0.60	0.75
L1	_	1.0 BSC	_
у	_	0.10	_
θ	0°	_	8°

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by HTCSEMI manufacturer:

Other Similar products are found below :

M29F040-70K6 718278CB 718620G 444358RB 444362FB BR93C46-WMN7TP EEROMH AT24C256BY7-YH-T CAT25320YIGT-KK LE2464DXATBG CAS93C66VP2I-GT3 CAT24S128C4UTR S-25C040A0I-I8T1U S-93S66A0S-J8T2UD N21C21ASNDT3G NV24M01MUW3VTBG S-93A66BD0A-K8T2U3 BR25H128NUX-5ACTR BR24G512FVT-5AE2 CAT24C512C8UTR GT24C04A-2ZLI-TR M24C64-DFCT6TPK M95080-RMC6TG AT24C01D-MAHM-T AT24C08D-MAHM-T BR24C21FJ-E2 BR24G02FVJ-3GTE2 BR24L16FJ-WE2 BR24L16FVJ-WE2 BR24S16FJ-WE2 BR24S256F-WE2 BR93L56RFV-WE2 BR93L66F-WE2 BR93L76RFV-WE2 CAT24C16C5ATR CAT24C64C4CTR 24LC024T-I/ST AT93C46DY6-YH-T 93LC66BT-I/ST BR24T02FVT-WSGE2 24CS08-SSHM-T 24LC08BT-I/ST 24LC512T-ESM BR24L16F-WE2 M93C66-RMC6TG 24AA16T-I/CS16K M35B32-WMN6TP M24M02-DRCS6TPK M24C32-FDW6TP M24C64-FMC6TG