

High Performance Current Mode Controllers

The HT3844B, HT3845B series are high performance fixed frequency current mode controllers. They are specifically designed for Off-Line

and dc-dc converter applications offering the designer a cost-effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.


Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle—by—cycle current limiting, a latch for single pulse metering, and a flip—flop which blanks the output off every other oscillator cycle, allowing output deadtimes to be programmed from 50% to 70%.


These devices are available in an 8-pin dual-in-line and surface mount (SOIC-8) plastic package as well as the 14-pin plastic surface mount (SOIC-14). The SOIC-14 package has separate power and ground pins for the totem pole output stage.

The UCX844B has UVLO thresholds of 16V (on) and 10V (off), ideally suited for off-line converters. The UCX845B is tailored for lower voltage applications having UVLO thresholds of 8.5V (on) and 7.6V (off).


Features

- Trimmed Oscillator for Precise Frequency Control
- Oscillator Frequency Guaranteed at 250kHz
- Current Mode Operation to 500 kHz Output Switching Frequency
- Output Deadtime Adjustable from 50% to 70%
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- These Devices are Pb-Free and are RoHS Compliant
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable





PIN CONNECTIONS





Rating	Symbol	Value	Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec) (Note 1)	V_{CC}, V_{C}	36	V
Total Power Supply and Zener Current	(I _{CC} + I _Z)	30	mA
Output Current, Source or Sink (Note 2)	lo	1.0	Α
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense and Voltage Feedback Inputs	V _{in}	- 0.3 to + 5.5	V
Error Amp Output Sink Current	lo	10	mA
Power Dissipation and Thermal Characteristics D Suffix, Plastic Package, SOIC-14 Case 751A Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction-to-Air D1 Suffix, Plastic Package, SOIC-8 Case 751 Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction-to-Air N Suffix, Plastic Package, Case 626 Maximum Power Dissipation @ T _A = 25°C Thermal Resistance, Junction-to-Air	PD R _{SJA} PD R _{SJA} PD R _{SJA}	862 145 702 178 1.25 100	mW °C/W mW °C/W W °C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature HT3844B, HT3845B HT2844B, HT2845B HT3844BV, HT3845BV	TA	0 to +70 -25 to +85 -40 to +105	°C
Storage Temperature Range	T _{stg}	- 65 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. The voltage is clamped by a zener diode (see page 9 Under Voltage Lockout section). Therefore this voltage may be exceeded as long as the total power supply and zener current is not exceeded.
- 2. Maximum package power dissipation limits must be observed.
- This device series contains ESD protection and exceeds the following tests: Human Body Model 4000 V per JEDEC Standard JESD22-A114B, Machine Model Method 200 V per JEDEC Standard JESD22-A115-A
- 4. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$ [Note 5], $R_T = 10 \text{ k}$, $C_T = 3.3 \text{ nF}$. For typical values $T_A = 25^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 6], unless otherwise noted.)

		HT284xB			HT384xE	B, xBV, HT\	V384xBV	
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
REFERENCE SECTION		•	•			•	•	
Reference Output Voltage (I _O = 1.0 mA, T _J = 25°C)	V _{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation (V _{CC} = 12 V to 25 V)	Reg _{line}	-	2.0	20	-	2.0	20	mV
Load Regulation (I _O = 1.0 mA to 20 mA)	Reg _{load}	-	3.0	25	-	3.0	25	mV
Temperature Stability	T _S	-	0.2	-	-	0.2	_	mV/°C
Total Output Variation over Line, Load, & Temperature	V _{ref}	4.9	-	5.1	4.82	-	5.18	V
Output Noise Voltage (f = 10 Hz to 10 kHz, T _J = 25°C)	V _n	-	50	-	-	50	_	μV
Long Term Stability (T _A = 125°C for 1000 Hours)	S	-	5.0	-	-	5.0	_	mV
Output Short Circuit Current	I _{SC}	- 30	- 85	-180	- 30	- 85	-180	mA
OSCILLATOR SECTION								
Frequency $\begin{split} T_{J} = 25^{\circ}C \\ T_{A} = T_{low} \text{ to } T_{high} \\ T_{J} = 25^{\circ}C \text{ (R}_{T} = 6.2 \text{ k, C}_{T} = 1.0 \text{ nF)} \end{split}$	fosc	49 48 225	52 - 250	55 56 275	49 48 225	52 - 250	55 56 275	kHz
Frequency Change with Voltage (V _{CC} = 12 V to 25 V)	Mfosc/MV	-	0.2	1.0	-	0.2	1.0	%
Frequency Change w/ Temperature (T _A = T _{low} to T _{high})	Mf _{OSC} /MT		1.0	-	-	0.5	-	%
Oscillator Voltage Swing (Peak-to-Peak)	Vosc		1.6	-	-	1.6	_	V

^{5.} Adjust V_{CC} above the Startup threshold before setting to 15 V.

^{6.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

Tlow = 0°C for HT3844B, HT3845B

Thigh = + 70°C for HT2844B, HT3845B

Thigh = + 85°C for HT2844B, HT2845B

Thigh = + 85°C for HT2844B, HT2845B



ELECTRICAL CHARACTERISTICS ($V_{CC} = 15 \text{ V}$ [Note 7], $R_T = 10 \text{ k}$, $C_T = 3.3 \text{ nF}$. For typical values $T_A = 25^{\circ}\text{C}$, for min/max values T_A is the operating ambient temperature range that applies [Note 8], unless otherwise noted.)

		HT284xB				384xB, x TV384xE		
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
OSCILLATOR SECTION	,	I	ı	ı	ı		I	
Discharge Current ($V_{OSC} = 2.0 \text{ V}$) $T_{J} = 2.0 \text{ V}$ $T_{A} = T_{low} \text{ to } T_{high} \text{ (HT284XB, HT384)}$ (HT384)	IXB)	7.8 7.5 –	8.3 - -	8.8 8.8 –	7.8 7.6 7.2	8.3 - -	8.8 8.8 8.8	mA
ERROR AMPLIFIER SECTION								
Voltage Feedback Input (V _O = 2.5 V)	V_{FB}	2.45	2.5	2.55	2.42	2.5	2.58	V
Input Bias Current (V _{FB} = 5.0 V)	I _{IB}	-	- 0.1	-1.0	-	- 0.1	- 2.0	μΑ
Open Loop Voltage Gain (V _O = 2.0 V to 4.0 V)	A _{VOL}	65	90	-	65	90	-	dB
Unity Gain Bandwidth (T _J = 25°C)	BW	0.7	1.0	-	0.7	1.0	-	MHz
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V)	PSRR	60	70	-	60	70	-	dB
Output Current – Sink ($V_O = 1.1 \text{ V}$, $V_{FB} = 2.7 \text{ V}$) Source ($V_O = 5.0 \text{ V}$, $V_{FB} = 2.3 \text{ V}$)	I _{Sink} I _{Source}	2.0 - 0.5	12 -1.0	- -	2.0 - 0.5	12 -1.0	-	mA
Output Voltage Swing High State (R_L = 15 k to ground, V_{FB} = 2.3 V) Low State (R_L = 15 k to V_{ref} , V_{FB} = 2.7 V) (HT284XB, HT384XB)	V _{OH} V _{OL}	5.0	6.2 0.8	- 1.1	5.0 –	6.2 0.8	- 1.1	V
(HT384XBV)		_	_	_	-	0.8	1.2	
CURRENT SENSE SECTION								
Current Sense Input Voltage Gain (Notes 9 & 10) (HT284XB, HT384XB) (HT384XBV)	A _V	2.85	3.0	3.15 -	2.85 2.85	3.0 3.0	3.15 3.25	V/V
Maximum Current Sense Input Threshold (Note 9) (HT284XB, HT384XB) (HT384XBV)	V _{th}	0.9	1.0 -	1.1 -	0.9 0.85	1.0 1.0	1.1 1.1	V
Power Supply Rejection Ratio (V _{CC} = 12 V to 25 V) (Note 9)	PSRR	-	70	-	-	70	-	dB
Input Bias Current	I _{IB}	-	- 2.0	-10	-	- 2.0	-10	μΑ
Propagation Delay (Current Sense Input to Output)	t _{PLH(In/Out)}	-	150	300	-	150	300	ns
OUTPUT SECTION								
Output Voltage Low State (I _{Sink} = 20 mA) (I _{Sink} = 200 mA, HT284XB, HT384XB) (I _{Sink} = 200 mA, HT384XBV)	V _{OL}	- - -	0.1 1.6 -	0.4 2.2 -	- - -	0.1 1.6 1.6	0.4 2.2 2.3	V
High State (I _{Source} = 20 mA, HT284XB, HT384XB) (I _{Source} = 20 mA, HT384XBV) (I _{Source} = 200 mA)	V _{OH}	13 - 12	13.5 - 13.4	- - -	13 12.9 12	13.5 - 13.4	- - -	
Output Voltage with UVLO Activated (V _{CC} = 6.0 V, I _{Sink} = 1.0) mA) VOL(11/10)	_	0.1	1.1	_	0.1	1.1	V
Output Voltage Rise Time (C _L = 1.0 nF, T _J = 25°C)	t _r	_	50	150	-	50	150	ns
Output Voltage Fall Time ($C_L = 1.0 \text{ nF}, T_J = 25^{\circ}\text{C}$)	tf	-	50	150	-	50	150	ns
UNDERVOLTAGE LOCKOUT SECTION		I	1	l	1	1	I	
Startup Threshold UCX844B UCX845B		15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On UCX844B UCX845B		9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V

MV Current Sense Input

^{7.} Adjust V_{CC} above the Startup threshold before setting to 15 V.

8. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

T_{low} = 0°C for HT3844B, HT3845B

= -25°C for HT2844B, HT2845B

= +85°C for HT2844B, HT2845B

T_{low} = 0°C for HT3844B, HT3845B = -25°C for HT2844B, HT2845B = -40°C for HT384xBV, HTV384xBV

^{= +105°}C for HT3844BV, HT3845BV

^{= +125°}C for HTV384xBV

This parameter is measured at the latch trip point with V_{FB} = 0 V.
 Comparator gain is defined as: A_V = MV Output/Compensation



ELECTRICAL CHARACTERISTICS (V_{CC} = 15 V [Note 11], R_T = 10 k, C_T = 3.3 nF. For typical values T_A = 25°C, for min/max values TA is the operating ambient temperature range that applies [Note 12], unless otherwise noted.)

		HT284xB		HT384xB, xBV, NCV384xBV				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
PWM SECTION		•	•	•	•	•		
Duty Cycle Maximum (HT284XB, HT384XB) (HT384XBV) Minimum	DC _(max)	47 - -	48 - -	50 - 0	47 46 -	48 48 -	50 50 0	%
TOTAL DEVICE		•		•	•			
Power Supply Current Startup (V _{CC} = 6.5 V for UCX845B, 14 V for UCX844B, BV)	I _{CC}	-	0.3	0.5	-	0.3	0.5	mA
Operating (Note 11)		-	12	17	-	12	17	
Power Supply Zener Voltage (I _{CC} = 25 mA)	Vz	30	36	_	30	36	-	V

^{11.} Adjust V_{CC} above the Startup threshold before setting to 15 V.

T_{low} = 0°C for HT3844B, HT3845B = -25°C for HT2844B, HT2845B

T_{high} = + 70°C for HT3844B, HT3845B = + 85°C for HT2844B, HT2845B

= -40°C for HT384xBV, HTV384xBV = +105°C for HT3844BV.HT3845BV

=+125°C for HTV384xBV




Figure 2. Timing Resistor versus Oscillator Frequency




Figure 3. Output Deadtime versus Oscillator Frequency




Figure 4. Error Amp Small Signal **Transient Response**




Figure 5. Error Amp Large Signal **Transient Response**

^{12.} Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.






Figure 6. Error Amp Open Loop Gain and Phase versus Frequency

Figure 7. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 8. Reference Voltage Change versus Source Current




Figure 9. Reference Short Circuit Current versus Temperature




Figure 10. Reference Load Regulation






Figure 11. Reference Line Regulation



90 % Vcc=15 V C_{L=1.0nF} T_{A=25°C}

Figure 12. Output Saturation Voltage versus Load Current

Figure 13. Output Waveform






Figure 14. Output Cross Conduction

Figure 15. Supply Current versus Supply Voltage

PIN FUNCTION DESCRIPTION

Pin			
8-Pin	8-Pin 14-Pin Function		Description
1	1	Compensation	This pin is the Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	R _T /C _T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Oscillator operation to 1.0 kHz is possible.
5		GND	This pin is the combined control circuitry and power ground.
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin. The output switches at one-half the oscillator frequency.
7	12	V _{CC}	This pin is the positive supply of the control IC.
8	14	V _{ref}	This is the reference output. It provides charging current for capacitor C _T through resistor R _T .
	8	Power Ground	This pin is a separate power ground return that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
	11	Vc	The Output high state (V _{OH}) is set by the voltage applied to this pin. With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
	9	GND	This pin is the control circuitry ground return and is connected back to the powersource ground.
	2,4,6,13	NC	No connection. These pins are not internally connected.




Figure 16. Representative Block Diagram




Figure 17. Timing Diagram



Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX844B, and 8.4 V/7.6 V for the UCX845B. The V_{ref} comparator upper and lower thresholds are 3.6 V/3.4 V. The large hysteresis and low startup current of the UCX844B makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 30). The UCX845B is intended for lower voltage dc-dc converter applications. A 36 V Zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX844B is 11 V and 8.2 V for the UCX845B.

Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pulldown resistor.

The SOIC–14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the


designer added flexibility in tailoring the drive voltage independent of V_{CC} . A Zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure 23 shows proper power and control ground connections in a current–sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at $T_J = 25^{\circ} C$ on the HT284XB, and $\pm 2.0\%$ on the HT384XB. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short—circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

Design Considerations

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High frequency circuit layout techniques are imperative to prevent pulse-width jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 µF) connected directly to V_{CC}, V_C, and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise-generating components.



The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of C_T to go more than 300 mV below ground.

Figure 18. External Clock Synchronization




Figure 19. External Duty Cycle Clamp and Multi-Unit Synchronization




Figure 20. Adjustable Reduction of Clamp Level




Figure 21. Soft-Start Circuit





Figure 22. Adjustable Buffered Reduction of Clamp Level with Soft-Start



Virtually lossless current sensing can be achieved with the implementation of a SENSEFET

TM power switch. For proper operation during over-current conditions, a reduction of the $l_{pk(max)}$ clamp level must be implemented. Refer to Figures 20 and 22.

Figure 23. Current Sensing Power MOSFET








Figure 24. Current Waveform Spike Suppression



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 25. MOSFET Parasitic Oscillations



The totem pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C_1 .

Figure 26. Bipolar Transistor Drive






Figure 27. Isolated MOSFET Drive




The MCR101 SCR must be selected for a holding of < 0.5 mA @ $T_{A(min)}$. The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 28. Latched Shutdown




 $Error\,Amp\,compensation\,circuit\,for\,stabilizing\,any\,current\,mode\,topology\,except\,for\,boost\,and\,flyback\,converters\,operating\,with\,continuous\,inductor\,current.$



Error Amp compensation circuit for stabilizing current mode boost and flyback topologies operating with continuous inductor current.

Figure 29. Error Amplifier Compensation



T1 - Primary: 45 Turns #26 AWG

Secondary ±12V:9Turns #30 AWG (2 Strands) Bifiliar Wound Secondary 5.0 V: 4 Turns (six strands) #26 Hexfiliar Wound Secondary Feedback: 10Turns #30 AWG (2 strands) Bifiliar Wound Cast Ferry Ref F03 202

Core: Ferroxcube EC35-3C8 Bobbin: Ferroxcube EC35PCB1


Gap: ≈ 0.10 " for a primary inductance of 1.0 mH

L1 - 15 µHat 5.0 A, Coilcraft Z7156 L2, L3 - 25 µHat 5.0 A, Coilcraft Z7157

Figure 30. 7 W Off-Line Flyback Regulator


Test	Conditions	Results
Line Regulation: 5.0 V ±12 V	V _{in} = 95 Vac to 130 Vac	$M = 50 \text{ mV or } \pm 0.5\%$ $M = 24 \text{ mV or } \pm 0.1\%$
Load Regulation: 5.0 V ±12 V	V _{in} = 115 Vac, I _{out} = 1.0 A to 4.0 A V _{in} = 115 Vac, I _{out} = 100 mA to 300 mA	$M = 300 \text{ mV or } \pm 3.0\%$ $M = 60 \text{ mV or } \pm 0.25\%$
Output Ripple: 5.0 V ±12 V	V _{in} = 115 Vac	40 mV _{pp} 80 mV _{pp}
Efficiency	V _{in} = 115 Vac	70%

All outputs are at nominal load currents unless otherwise noted.



The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors. The converter's output can provide excellent line and load regulation by connecting the R2/R1 resistor divider as shown.

Figure 31. Step-Up Charge Pump Converter




The capacitor's equivalent series resistance must limit the Drive Output current to 1.0 A. An additional series resistor may be required when using tantalum or other low ESR capacitors.

Figure 32. Voltage-Inverting Charge Pump Converter



PDIP-8 **N SUFFIX** CASE 626-05 ISSUE N



NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.


- 2. CONTROLLING DIMENSION: INCHES.
 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
 4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUMC.
 6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.

- 6. DIMENSION E3 IS MEASURED AT THE LEAD TIFS WITH THE LEADS UNCONSTRAINED.
 7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
 8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CONTOUR SOUTH CORNERS).

	INC	HES	MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015	-	0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	-	0.13	
Ε	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54 BSC	
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
M		10 °		10°



SOIC-8 NB CASE 751-07 **ISSUE AK**




NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.
- STANDARD IS 751-07.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MIN MAX		MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	7 BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0	8	0	8	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

SOLDERING FOOTPRINT*




SCALE 6:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



SOIC-14 CASE 751A-03 **ISSUE H**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.


 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
C	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	BSC	0.050	BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
М	0.0	7.	0.	7.	
Р	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

SOLDERING FOOTPRINT



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by HTCSEMI manufacturer:

Other Similar products are found below:

FAN53610AUC33X FAN53611AUC123X MP2374DS-LF-Z EN6310QA NCP81108MNTXG NCP81109BMNTXG FAN48610BUC45X
FAN48617UC50X R3 KE177614 EP5358LUA MPQ4423GQ-AEC1-Z FAN53611AUC12X MAX809TTR NCV891234MW50R2G
AST1S31PUR NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G
NCP81109JMNTXG MP2161AGJ-Z NCP81241MNTXG MP2388GQEU-Z MPQ4481GU-AEC1-P MP8756GD-P MPQ2171GJ-P
MPQ2171GJ-AEC1-P MP2171GJ-P NCV1077CSTBT3G MP28160GC-Z MPM3509GQVE-AEC1-P LTM4691EV#PBF XCL207A123CR-G XDPE132G5CG000XUMA1 XDPE12284C0000XUMA1 LTM4691IV#PBF MP5461GC-P MP28301GG-P MIC23356YFT-TR
ISL95338IRTZ MP3416GJ-P BD9S201NUX-CE2 ISL9113AIRAZ-T MP5461GC-Z MPQ2172GJ-AEC1-Z MPQ4415AGQB-Z
MPQ4590GS-Z IR3888AMTRPBFAUMA1