

CMOS, 330 MHz Triple 10-Bit High Speed Video DAC

FEATURES

330 MSPS throughput rate

Triple 10-bit digital-to-analog converters (DACs) SFDR -70 dB at fcLK = 50 MHz; fout = 1 MHz -53 dB at fcLK = 140 MHz; fout = 40 MHz RS-343A-/RS-170-compatible output Complementary outputs DAC output current range: 2.0 mA to 26.5 mA TTL-compatible inputs Internal reference (1.235 V) Single-supply 5 V/3.3 V operation 48-lead LQFP package Low power dissipation (30 mW minimum @ 3 V) Low power standby mode (6 mW typical @ 3 V) Industrial temperature range (-40°C to +85°C) Pb-free (lead-free) package

APPLICATIONS


Digital video systems (1600 × 1200 @ 100 Hz) High resolution color graphics Digital radio modulation Image processing Instrumentation Video signal reconstruction

GENERAL DESCRIPTION

The HT7123A (ADV®) is a triple high speed, digital-toanalog converter on a single monolithic chip. It consists of three high speed, 10-bit, video DACs with complementary outputs, a standard TTL input interface, and a high impedance, analog output current source.

The HT7123A has three separate 10-bit-wide input ports. A single 5 V/3.3 V power supply and clock are all that are required to make the part functional. The HT7123A has additional video control signals, composite SYNC and BLANK.

The HT7123A also has a power save mode.



The HT7123A is fabricated in a 5 V CMOS process. Its monolithic CMOS construction ensures greater functionality with lower power dissipation. The HT7123A is available in a 48-lead LQFP package.

PRODUCT HIGHLIGHTS

- 1. 330 MSPS throughput.
- 2. Guaranteed monotonic to 10 bits.
- 3. Compatible with a wide variety of high resolution color graphics systems, including RS-343A and RS-170.



SPECIFICATIONS

5 V SPECIFICATIONS

 $V_{AA} = 5 V \pm 5\%$, $V_{REF} = 1.235 V$, $R_{SET} = 560 \Omega$, $C_L = 10 \text{ pF}$. All specifications T_{MIN} to T_{MAX},¹ unless otherwise noted, T_{J MAX} = 110 °C.

Table 1.	Min	T	Max	Unit	Test Conditions ¹
Parameter	Min	Тур	Max	Unit	Test Conditions
STATIC PERFORMANCE					
Resolution (Each DAC)	10			Bits	
Integral Nonlinearity (BSL)	-1	±0.4	+1	LSB	
Differential Nonlinearity	-1	±0.25	+1	LSB	Guaranteed Monotonic
DIGITAL AND CONTROL INPUTS					
Input High Voltage, VIн	2			ν	
Input Low Voltage, VIL			0.8	ν	
Input Current, IN	-1		+1	μΑ	VIN = 0.0 V or VDD
PSAVE Pull-Up Current		20		μΑ	
Input Capacitance, CIN		10		рF	
ANALOG OUTPUTS					
Output Current	2.0		26.5	mА	Green DAC, SYNC = high
	2.0		18.5	mА	RGB DAC, SYNC = low
DAC-to-DAC Matching		1.0	5	%	
Output Compliance Range, VOC	о		1.4	ν	
Output Impedance, ROUT		100		kΩ	
Output Capacitance, COUT		10		рF	lout = 0 mA
Offset Error	-0.025		+0.025	% FSR	Tested with DAC output = $0 V$
Gain Error ²	-5.0		+5.0	% FSR	FSR = 17.62 mA
VOLTAGE REFERENCE, EXTERNAL AND INTERNAL					
Reference Range, VREF	1.12	1.235	1.35	ν	
POWER DISSIPATION					
3 Digital Supply Current		3.4	9	mA	fclk = 50 MHz
0 113		10.5	15	mА	folk = 140 MHz
		18	25	mА	fCLK = 240 MHz
Analog Supply Current		67	7^{2}	mА	RSET = 560 Ω
		8		mА	$Rset = 4933 \Omega$
4 Standby Supply Current		2.1	5.0	mА	PSAVE = low, digital, and control inputs at VDD
Power Supply Rejection Ratio		0.1	0.5	%/%	~ ·

¹Temperature range T_{MIN} to T_{MAX}: -40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz. ²Gain error = {(Measured (FSC)/Ideal (FSC) – 1) × 100}, where Ideal = V_{REF} /R_{SET} × K × (0x3FFH) and K = 7.9896. ³Digital supply is measured with a continuous clock that has data input corresponding to a ramp pattern and with an input level at 0 V and V_{DD}. ⁴These maximum/minimum specifications are guaranteed by characterization to be over the 4.75 V to 5.25 V range.



3.3 V SPECIFICATIONS

 $V_{AA} = 3.0 \text{ V}$ to 3.6 V, $V_{REF} = 1.235 \text{ V}$, $R_{SET} = 560 \Omega$, $C_L = 10 \text{ pF}$. All specifications T_{MIN} to T_{MAX}, ¹ unless otherwise noted, T_{J MAX} = 110 °C.

Table 2.								
Parameter ²	Min	Тур	Max	Unit	Test Conditions ¹			
STATIC PERFORMANCE								
Resolution (Each DAC)			10	Bits	Rset = 680 Ω			
Integral Nonlinearity (BSL)	-1	+0.5	+1	LSB	Rset = 680 Ω			
Differential Nonlinearity	-1	+0.25	+1	LSB	Rset = 680 Ω			
DIGITAL AND CONTROL INPUTS								
Input High Voltage, V⊪	2.0			ν				
Input Low Voltage, V⊫		0.8		ν				
Input Current, IIN	-1		+1	μΑ	VIN = 0.0 V or VDD			
PSAVE Pull-Up Current		20		μΑ				
Input Capacitance, CIN		10		рF				
ANALOG OUTPUTS								
Output Current	2.0		26.5	mА	Green DAC, SYNC = high			
	2.0		18.5	mА	RGB DAC, SYNC = low			
DAC-to-DAC Matching		1.0		%				
Output Compliance Range, VOC	o		1.4	ν				
Output Impedance, ROUT		70		kΩ				
Output Capacitance, COUT		10		рF				
Offset Error		о	0	% FSR	Tested with DAC output = $o V$			
Gain Error ³		o		% FSR	FSR = 17.62 mA			
VOLTAGE REFERENCE, EXTERNAL								
Reference Range, VREF	1.12	1.235	1.35	ν				
VOLTAGE REFERENCE, INTERNAL								
Voltage Reference, VREF		1.235		ν				
POWER DISSIPATION								
4 Digital Supply Current		2.2	5.0	mA	fclk = 50 MHz			
0 112		6.5	12.0	mА	fCLK = 140 MHz			
		11	15	mА	fclk = 240 MHz			
		16		mА	fclk = 330 MHz			
Analog Supply Current		67	72	mА	RSET = 560 Ω			
		8		mА	$Rset = 4933 \Omega$			
Standby Supply Current		2.1	5.0	mА	PSAVE = low, digital, and control inputs at VDD			
Power Supply Rejection Ratio		0.1	0.5	%/%				

¹Temperature range T_{MIN} to T_{MAX}: -40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz. ²These maximum/minimum specifications are guaranteed by characterization to be over the 3.0 V to 3.6 V range. ³Gain error = {(Measured (FSC)/Ideal (FSC) - 1) × 100}, where Ideal = $V_{REF}/R_{SET} \times K \times (0x3FFH)$ and K = 7.9896. ⁴Digital supply is measured with a continuous clock that has data input corresponding to a ramp pattern and with an input level at 0 V and V_{DD}.



5 V DYNAMIC SPECIFICATIONS

 $V_{AA} = 5 \text{ V} \pm 5\%$, $^{1} V_{REF} = 1.235 \text{ V}$, $R_{SET} = 560 \Omega$, $C_L = 10 \text{ pF}$. All specifications are $T_A = 25 \text{ °C}$, unless otherwise noted, $T_{J MAX} = 110 \text{ °C}$.

Table 3.		
Parameter ¹	Min Typ Max	Unit
AC LINEARITY		
Spurious-Free Dynamic Range to Nyquist ²		
Single-Ended Output		
fclк = 50 MHz; fouт = 1.00 MHz	67	dBc
fclк = 50 MHz; fouт = 2.51 MHz	67	dBc
fclк = 50 MHz; fouт = 5.04 MHz	63	dBc
fclκ = 50 MHz; fouτ = 20.2 MHz	55	dBc
fclк = 100 MHz; fouт = 2.51 MHz	62	dBc
fclк = 100 MHz; fouт = 5.04 MHz	60	dBc
fclк = 100 MHz; fouт = 20.2 MHz	54	dBc
fclк = 100 MHz; fouт = 40.4 MHz	48	dBc
fclк = 140 MHz; fouт = 2.51 MHz	57	dBc
fclк = 140 MHz; fouт = 5.04 MHz	58	dBc
fclк = 140 MHz; fouт = 20.2 MHz	52	dBc
fclk = 140 MHz; four = 40.4 MHz	41	dBc
Double-Ended Output		
fclк = 50 MHz; fouт = 1.00 MHz	70	dBc
fclк = 50 MHz; four = 2.51 MHz	70	dBc
fclк = 50 MHz; fouт = 5.04 MHz	65	dBc
fclк = 50 MHz; four = 20.2 MHz	54	dBc
fclk = 100 MHz; four = 2.51 MHz	67	dBc
fclk = 100 MHz; four = 5.04 MHz	63	dBc
fclк = 100 MHz; fouт = 20.2 MHz	58	dBc
fclк = 100 MHz; fouт = 40.4 MHz	52	dBc
fclк = 140 MHz; fouт = 2.51 MHz	62	dBc
fclк = 140 MHz; four = 5.04 MHz	61	dBc
fclк = 140 MHz; fouт = 20.2 MHz	55	dBc
fclк = 140 MHz; fouт = 40.4 MHz	53	dBc
Spurious-Free Dynamic Range Within a Window		
Single-Ended Output		
$f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}; 1 \text{ MHz Span}$	77	dBc
$f_{CLK} = 50 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}; 2 \text{ MHz Span}$	73	dBc
$f_{CLK} = 140 \text{ MHz}; f_{OUT} = 5.04 \text{ MHz}; 4 \text{ MHz Span}$	64	dBc
Double-Ended Output		0.20
$f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}; 1 \text{ MHz Span}$	74	dBc
$f_{CLK} = 50 \text{ MHz}; f_{OUT} = 5.00 \text{ MHz}; 2 \text{ MHz Span}$	73	dBc
$f_{CLK} = 140 \text{ MHz}; f_{OUT} = 5.00 \text{ MHz}; 4 \text{ MHz Span}$	60	dBc
Total Harmonic Distortion		
$f_{CLK} = 50 \text{ MHz}; f_{OUT} = 1.00 \text{ MHz}$		
$T_{A} = 25^{\circ}C$	66	dBc
	65	dBc
fclк = 50 MHz; fouт = 2.00 MHz	64	dBc
$f_{CLK} = 100 \text{ MHz}$; four = 2.00 MHz	63	dBc
$f_{CLK} = 140 \text{ MHz}; f_{OUT} = 2.00 \text{ MHz}$	55	dBc
10 even = 1 + 0 ivit + 2,1001 = 2.00 ivit + 2		GDC



Parameter ¹	Min	Тур	Max	Unit
DAC PERFORMANCE				
Glitch Impulse		10		pV-sec
DAC-to-DAC Crosstalk ³		23		dB
Data Feedthrough ^{4, 5}		22		dB
Clock Feedthrough ^{4, 5}		33		dB

¹These maximum/minimum specifications are guaranteed by characterization over the 4.75 V to 5.25 V range.

¹ hese maximum/minimum specifications are guaranteed by characterization over the 4.75 v to 5.25 v range. ² Note that the HT7123A exhibits high performance when operating with an internal voltage reference, V_{REF} . ³ DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low-to-high and high-to-low transitions. ⁴ Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. ⁵ TTL input values are 0 V to 3 V, with input rise/fall times of -3 ns, measured from the 10% and 90% points. Timing reference points are 50% for inputs and outputs.

3.3 V DYNAMIC SPECIFICATIONS

 $V_{AA} = 3.0 \text{ V}$ to 3.6 V^1 , $V_{REF} = 1.235 \text{ V}$, $R_{SET} = 680 \Omega$, $C_L = 10 \text{ pF}$. All specifications are $T_A = 25 \text{ °C}$, unless otherwise noted, $T_{JMAX} = 110 \text{ °C}$.

Parameter Min Typ Max AC LINEARITY Spurious-Free Dynamic Range to Nyquist ² Image: Constraint of the second	Unit
Spurious-Free Dynamic Range to Nyquist ²	
Single-Ended Output	
fclk = 50 MHz; fout = 1.00 MHz 67	dBc
fclk = 50 MHz; fout = 2.51 MHz 67	dBc
fclk = 50 MHz; fout = 5.04 MHz 63	dBc
fclk = 50 MHz; fout = 20.2 MHz 55	dBc
fclk = 100 MHz; fout = 2.51 MHz 62	dBc
fclk = 100 MHz; four = 5.04 MHz 60	dBc
fclk = 100 MHz; four = 20.2 MHz 54	dBc
fclk = 100 MHz; fout = 40.4 MHz 48	dBc
fclk = 140 MHz; four = 2.51 MHz 57	dBc
fclk = 140 MHz; four = 5.04 MHz 58	dBc
fclk = 140 MHz; four = 20.2 MHz 52	dBc
fclk = 140 MHz; four = 40.4 MHz 41	dBc
Double-Ended Output	
fclk = 50 MHz; fout = 1.00 MHz 70	dBc
fclk = 50 MHz; fout = 2.51 MHz 70	dBc
fclk = 50 MHz; fout = 5.04 MHz 65	dBc
fclk = 50 MHz; fout = 20.2 MHz 54	dBc
fclk = 100 MHz; four = 2.51 MHz 67	dBc
fclk = 100 MHz; four = 5.04 MHz 63	dBc
fclk = 100 MHz; four = 20.2 MHz 58	dBc
fclk = 100 MHz; four = 40.4 MHz 52	dBc
fclk = 140 MHz; four = 2.51 MHz 62	dBc
fclk = 140 MHz; fout = 5.04 MHz 61	dBc
fclk = 140 MHz; four = 20.2 MHz 55	dBc
fclk = 140 MHz; fout = 40.4 MHz 53	dBc
Spurious-Free Dynamic Range Within a Window	
Single-Ended Output	
fclк = 50 MHz; fout = 1.00 MHz; 1 MHz Span 77	dBc
fclк = 50 MHz; fout = 5.04 MHz; 2 MHz Span 73	dBc
fclk = 140 MHz; four = 5.04 MHz; 4 MHz Span 64	dBc
Double-Ended Output	
fclk = 50 MHz; fout = 1.00 MHz; 1 MHz Span 74	dBc
fclk = 50 MHz; fout = 5.00 MHz; 2 MHz Span 73	dBc
fclк = 140 MHz; four = 5.00 MHz; 4 MHz Span 60	dBc



Parameter	Min	Тур	Max	Unit
Total Harmonic Distortion				
fclк = 50 MHz; fouт = 1.00 MHz				
$T_A = 25^{\circ}C$		66		dBc
TMIN tO TMAX		65		dBc
fclк = 50 MHz; fouт = 2.00 MHz		64		dBc
fclк = 100 MHz; fouт = 2.00 MHz		64		dBc
fclk = 140 MHz; fout = 2.00 MHz		55		dBc
DAC PERFORMANCE				
Glitch Impulse		10		pV-sec
DAC-to-DAC Crosstalk ³		23		dB
Data Feedthrough ^{4, 5}		22		dB
Clock Feedthrough ^{4, 5}		33		dB

¹These maximum/minimum specifications are guaranteed by characterization over the 3.0 V to 3.6 V range.

¹ Note that the HT7123A exhibits high performance when operating with an internal voltage reference, V_{REF} .

³ DAC-to-DAC crosstalk is measured by holding one DAC high while the other two are making low-to-high and high-to-low transitions.

⁴ Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. Glitch impulse includes clock and data feedthrough. ⁵ TTL input values are 0 V to 3 V, with input rise/fall times of –3 ns, measured at the 10% and 90% points. Timing reference points are 50% for inputs and outputs.

5 V TIMING SPECIFICATIONS

 $V_{AA} = 5 V \pm 5\%$, $^{1} V_{REF} = 1.235 V$, $R_{SET} = 560 \Omega$, $C_L = 10 \text{ pF}$. All specifications Tmin to Tmax, 2 unless otherwise noted, $T_{JMAX} = 110 \text{ C}$.

Table 5.						
Parameter ³	Symbol	Min	Тур	Мах	Unit	Conditions
ANALOG OUTPUTS						
Analog Output Delay	t ₆		5.5		ns	
Analog Output Rise/Fall Time ⁴	t7		1.0		ns	
Analog Output Transition Time ⁵	t8		15		ns	
Analog Output Skew ⁶	t∍		1	2	ns	
CLOCK CONTROL						
CLOCK Frequency ⁷	fclk	0.5 0.5 0.5		50 140 240	MHz MHz MHz	50 MHz grade 140 MHz grade 240 MHz grade
Data and Control Setup	t1	0.5			ns	-
Data and Control Hold	t2	1.5			ns	
CLOCK Period	t3	4.17			ns	
CLOCK Pulse Width High	t4	1.875			ns	fclk_max = 240 MHz
CLOCK Pulse Width Low	t₅	1.875			ns	fclk_max = 240 MHz
CLOCK Pulse Width High	t4	2.85			ns	fclk_max = 140 MHz
CLOCK Pulse Width Low	t₅	2.85			ns	fclk_max = 140 MHz
CLOCK Pulse Width High	t4	8.0			ns	fclk_max = 50 MHz
CLOCK Pulse Width Low	t5	8.0			ns	fclk_max = 50 MHz
Pipeline Delay ⁶	t PD	1.0	1.0	1.0	Clock cycles	
PSAVE Up Time ⁶	t 10		2	10	ns	

¹These maximum and minimum specifications are guaranteed over this range.

Temperature range: TMIN to TMAX: -40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz.

³Timing specifications are measured with input levels of 3.0 V (V_H) and 0 V (V_L) 0 for both 5 V and 3.3 V supplies.

 $\frac{1}{2}$ Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition.

Measured from 50% point of full-scale transition to 2% of final value.

6 Guaranteed by characterization.

fax maximum specification production tested at 125 MHz; 5 V limits specified here are guaranteed by characterization.




3.3 V TIMING SPECIFICATIONS

 $V_{AA} = 3.0 \text{ V}$ to 3.6 V, $^1 \text{ V}_{REF} = 1.235 \text{ V}$, $R_{SET} = 560 \Omega$, $C_L = 10 \text{ pF}$. All specifications TMIN to TMAX, 2 unless otherwise noted, $T_{JMAX} = 110 \text{ C}$.

Table 6.						
Parameter ³	Symbol	Min	Тур	Max	Unit	Conditions
ANALOG OUTPUTS						
Analog Output Delay	t ₆		7.5		ns	
Analog Output Rise/Fall Time ⁴	t7		1.0		ns	
Analog Output Transition Time ⁵	t8		15		ns	
Analog Output Skew ⁶	t9		12		ns	
CLOCK CONTROL						
CLOCK Frequency ⁷	fclk			50	MHz	50 MHz grade
				140	MHz	140 MHz grade
				240	MHz	240 MHz grade
				330	MHz	330 MHz grade
Data and Control Setup	t1	0.2			ns	
Data and Control Hold	t2	1.5			ns	
CLOCK Period	t3	3			ns	
CLOCK Pulse Width High ⁶	t4	1.4			ns	fclk_max = 330 MHz
CLOCK Pulse Width Low ⁶	t5	1.4			ns	fclk_max = 330 MHz
CLOCK Pulse Width High	t4	1.875			ns	fclk_max = 240 MHz
CLOCK Pulse Width Low	t5	1.875			ns	$f_{CLK_MAX} = 240 \text{ MHz}$
CLOCK Pulse Width High	t4	2.85			ns	fclk_max = 140 MHz
CLOCK Pulse Width Low	t5	2.85			ns	fclk_max = 140 MHz
CLOCK Pulse Width High	t4	8.0			ns	fclk_max = 50 MHz
CLOCK Pulse Width Low	t5	8.0			ns	fclk_max = 50 MHz
Pipeline Delay ⁶	t PD	1.0	1.0	1.0	Clock cycles	
PSAVE Up Time ⁶	t 10		4	10	ns	

¹These maximum and minimum specifications are guaranteed over this range. ²Temperature range: T_{MIN} to T_{MAX} -40°C to +85°C at 50 MHz and 140 MHz, 0°C to 70°C at 240 MHz and 330 MHz. ³Timing specifications are measured with input levels of 3.0 V (V_H) and 0 V (V_L) 0 for both 5 V and 3.3 V supplies. ⁴Rise time was measured from the 10% to 90% point of zero to full-scale transition, fall time from the 90% to 10% point of a full-scale transition. ⁶Guaranteed by characterization.

 7 fax maximum specification production tested at 125 MHz; 5 V limits specified here are guaranteed by characterization.



NOTES

- 1. OUTPUT DELAY (t₆) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL-SCALE TRANSITION. 2. OUTPUT RISE/FALL TIME (t₇) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL-SCALE TRANSITION.
- 3. TRANSITION TIME (tg) MEASURED FROM THE 50% POINT OF FULL-SCALE TRANSITION TO WITHIN 2% OF THE FINAL OUTPUT VALUE.



ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
VAA to GND	7 V
Voltage on Any Digital Pin	GND - 0.5 V to VAA + 0.5 V
Ambient Operating Temperature (T _A)	−40°C to +85°C
Storage Temperature (Ts)	−65°C to +150°C
Junction Temperature (TJ)	150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase Soldering (1 Minute)	220°C
lour to GND ¹	0 V to VAA

¹Analog output short circuit to any power supply or common GND can be of an indefinite duration.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description				
1 to 10, 14 to 23, 39 to 48	Go to G9, Bo to B9, Ro to R9 BLANK	Red, Green, and Blue Pixel Data Inputs (ITTL Compatible). Pixel data is latched on the rising edge of CLOCK. Ro, Go, and Bo are the least significant data bits. Unused pixel data inputs should be connected to either the regular printed circuit board (PCB) power or ground plane. Composite Blank Control Input (ITTL Compatible). A Logic o on this control input drives the analog outputs,				
	DEVIK		ignal is latched	d on the rising edge of CLOCI	. While	
12	SYNC	Composite Sync Control Input (TTL Compatible). A Logic o on the SYNC source. This is internally connected to the IOG analog output. SYNC data input; therefore, it should only be asserted during the blanking interval. edge of CLOCK. If sync information is not required on the green channel, the Logic o. Logic o.	inpı <u>SYNC</u> SYNC	ut switches off a 40 IR does not override any oth is latched input shou	er contr on the ri	ol or sing
13, 29, 30 24	Vaa CLOCK	Analog Power Supply (5 V ± 5%). All VAA pins on the HT7123A must be connected. <u>Clock Input (</u> TTL Compatible). The rising edge of CLOCK latches the Ro to R9, Go to G9, Bo to B9, BLANK pixel and control inputs. It is typically the pixel clock rate of the video system. CLOCK should be driven by a dedicated TTL buffer.		SYNC,		and
25, 26 27, 31, 33	GND 10B, 10G, 10R	Ground. All GND pins must be connected. Differential Red, Green, and Blue Current Outputs (High Impedance Current Sources). These RGB video outputs are specified to directly drive RS-343A and RS-170 video levels into a doubly terminated 75 Ω load. If the complementary outputs are not required, these outputs should be tied to ground.				
28, 32, 34	10B, 10G, 10R	Red, Green, and Blue Current Outputs. These high impedance current sources are capable of directly driving a doubly terminated 75Ω coaxial cable. All three current outputs should have similar output loads whether or not they are all being used.	ı			
35	СОМР	Compensation Pin. This is a compensation pin for the internal reference amplifier. A 0.1 μ F ceramic capacitor must be connected between COMP and VAA.				
36	VREF	Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).				



HT7123A


Pin No.	Mnemonic	Description					
37	37 RSET A resistor (RSET) connected between this pin and GND controls the magnitude of the full-scale video signal. Note that the IRE relationships are maintained, regardless of the full-scale output current. For nominal video levels into a doubly terminated 75 Ω load, RSET = 530 Ω . The relationship between RSET and the full-scale output current on IOG (assuming ISYNC is connected to IOG) is given by: 						
		$\frac{OG (mA) = 11,445 \times VREF (V)/RSET (\Omega)}{OR, IOB (mA) = 7989.6 \times VREF (V)/RSET (\Omega)}$ The equation for IOG is the same as that for IOR and IOB when SYNC is not being used, that is, SYNC					
38	PSAVE	permanently low. Power Save Control Pin. Reduced power consumption is available on the HT7123A when this pin is active.					





TYPICAL PERFORMANCE CHARACTERISTICS


5 V TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{AA} = 5 \text{ V}, V_{REF} = 1.235 \text{ V}, I_{OUT} = 17.62 \text{ mA}, 50 \Omega$ doubly terminated load, differential output loading, $T_A = 25 \text{ C}$, unless otherwise noted.






















Figure 11. Single-Tone SFDR @ fclk = 140 MHz (four = 20 MHz)





Figure 12. Dual-Tone SFDR @ falk = 140 MHz (four = 13.5 MHz, four = 14.5 MHz)



3 V TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{AA} = 3 V$, $V_{REF} = 1.235 V$, $I_{OUT} = 17.62 mA$, 50 Ω doubly terminated load, differential output loading, $T_A = 25 C$.








Figure 20. Single-Tone SFDR @ fclk = 140 MHz (four = 20 MHz)




Figure 21. Dual-Tone SFDR @ falk = 140 MHz (four1 = 13.5 MHz, four2 = 14.5 MHz)



TERMINOLOGY

Blanking Level

The level separating the SYNC portion from the video portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level that shuts off the picture tube, resulting in the blackest possible picture.

Color Video (RGB)

This refers to the technique of combining the three primary colors of red, green, and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs are required, one for each color.

Sync Signal (SYNC)

The position of the composite video signal that synchronizes the scanning process.

Gray Scale

The discrete levels of video signal between reference black and reference white levels. A 10-bit DAC contains 1024 different levels, while an 8-bit DAC contains 256.

Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

Reference Black Level

The maximum negative polarity amplitude of the video signal.

Reference White Level

The maximum positive polarity amplitude of the video signal.

Sync Level

The peak level of the SYNC signal.

Video Signal

The portion of the composite video signal that varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion that can be visually observed.




CIRCUIT DESCRIPTION AND OPERATION

The HT7123A contains three 10-bit DACs, with three input channels, each containing a 10-bit register. Also integrated on board the part is a reference amplifier. The CRT control functions, BLANK and SYNC, are integrated on board the HT7123A.

DIGITAL INPUTS

There are 30 bits of pixel data (color information), R0 to R9, G0 to G9, and B0 to B9, latched into the device on the rising edge of each clock cycle. This data is presented to the three 10bit DACs and then converted to three analog (RGB) output waveforms (see Figure 22).



The HT7123A has two additional control signals that are latched to the analog video outputs in a similar fashion. BLANK and SYNC are each latched on the rising edge of CLOCK to maintain synchronization with the pixel data stream. The **BLANK** and **SYNC** functions allow for the encoding of these video synchronization signals onto the RGB video output.

This is done by adding appropriately weighted current sources to the analog outputs, as determined by the logic levels on the BLANK and SYNC digital inputs. Figure 23 shows the analog output, RGB video waveform of the HT7123A. The influence of SYNC and BLANK on the analog video waveform is illustrated.

Table 9 details the resultant effect on the analog outputs of BLANK and SYNC.

All these digital inputs are specified to accept TTL logic levels.

CLOCK INPUT

The CLOCK input of the HT7123A is typically the pixel clock rate of the system. It is also known as the dot rate. The dot rate, and thus the required CLOCK frequency, is determined by the on-screen resolution, according to the following equation:

 $Dot Rate = (Horiz Res) \times (Vert Res) \times (Refresh$ *Rate)/ (Retrace Factor)*

where:

Horiz Res is the number of pixels per line.

Vert Res is the number of lines per frame.


Refresh Rate is the horizontal scan rate. This is the rate at which the screen must be refreshed, typically 60 Hz for a noninterlaced system, or 30 Hz for an interlaced system. Retrace Factor is the total blank time factor. This takes into account that the display is blanked for a certain fraction of the total duration of each frame (for example, 0.8).

Therefore, for a graphics system with a 1024×1024 resolution, a noninterlaced 60 Hz refresh rate, and a retrace factor of 0.8,

Dot Rate = $1024 \times 1024 \times 60/0.8 = 78.6$ MHz

The required CLOCK frequency is thus 78.6 MHz.

All video data and control inputs are latched into the HT7123A on the rising edge of CLOCK, as described in the Digital Inputs section. It is recommended that the CLOCK input to the HT7123A be driven by a TTL buffer (for example, 74F244).



3. RS-343 LEVELS AND TOLER ANCES ASSUMED ON ALL LEVELS.

Figure 23. Typical RGB Video Output Waveform



Table 9: Typical Video Output Truth Table (Kser – 550 52, Kload – 57.5 52)										
Video Output Level	IOG (mA)	IOG (mA)	IOR/IOB (mA)	IOR/IOB (mA)	SYNC	BLANK	DAC Input Data			
White Level	26.0	0	18.67	0	1	1	0x3FFH			
Video	Video + 7.2	18.67 – Video	Video	18.67 – Video	1	1	Data			
Video to BLANK	Video	18.67 – Video	Video	18.67 – Video	0	1	Data			
Black Level	7.2	18.67	0	18.67	1	1	0x000H			
Black to BLANK	0	18.67	0	18.67	0	1	0x000H			
BLANK Level	7.2	18.67	0	18.67	1	0	0xXXXH (don't care)			
SYNC Level	0	18.67	0	18.67	0	0	0xXXXH (don't care)			

Table 9. Typical Video Output Truth Table ($R_{SET} = 530 \Omega$, $R_{LOAD} = 37.5 \Omega$)

VIDEO SYNCHRONIZATION AND CONTROL

The HT7123A has a single composite sync $\overline{(SYNC)}$ input control. Many graphics processors and CRT controllers have the ability of generating h<u>orizon</u>tal sync (HSYNC), vertical sync (VSYNC), and composite SYNC.

In a graphics system that does not automatically generate a composite SYNC signal, the inclusion of some additional logic circuitry enables the generation of a composite SYNC signal.

The sync current is internally connected directly to the IOG output, thus encoding video synchronization information onto the green video channel. If it is not required to encode sync information onto the HT7123A, the SYNC input should be tied to logic low.

REFERENCE INPUT

The HT7123A contains an on-board voltage reference. The V_{REF} pin is normally terminated to V_{AA} through a 0.1 μ F capacitor. Alternatively, the part can, if required, be overdriven by an external 1.23 V reference (AD1580).

A resistance, R_{SET}, connected between the R_{SET} pin and GND, determines the amplitude of the output video level according to Equation 1 and Equation 2 for the HT7123A.

$$IOG (mA) = 11,445 \times V_{REF} (V)/R_{SET} (\Omega)$$
(1)

$$IOR, IOB (mA) = 7989.6 \times V_{REF} (V)/R_{SET} (\Omega)$$
(2)

Equation 1 applies to the HT7123A only, when SYNC is being used. If SYNC is not being encoded onto the green channel, Equation 1 is similar to Equation 2.

Using a variable value of R_{SET} allows for accurate adjustment of the analog output video levels. Use of a fixed 560 Ω R_{SET} resistor yields the analog output levels quoted in the Specifications section. These values typically correspond to the RS-343A video wave-form values, as shown in Figure 23.

DACs

The HT7123A contains three matched 10-bit DACs. The DACs are designed using an advanced, high speed, segmented architecture. The bit currents corresponding to each digital input are routed to either the analog output (bit = 1) or GND (bit = 0) by a sophisticated decoding scheme. Because all this circuitry is on one monolithic device, matching between the three DACs is optimized. As well as matching, the use of identical current

sources in a monolithic design guarantees monotonicity and low glitch. The on-board operational amplifier stabilizes the full-scale output current against temperature and power supply variations.

ANALOG OUTPUTS

The HT7123A has three analog outputs, corresponding to the red, green, and blue video signals.

The red, green, and blue analog outputs of the HT7123A are high impedance current sources. Each one of these three RGB current outputs is capable of directly driving a 37.5 Ω load, such as a doubly terminated 75 Ω coaxial cable. Figure 24 shows the required configuration for each of the three RGB outputs connected into a doubly terminated 75 Ω load. This arrangement develops RS-343A video output voltage levels across a 75 Ω monitor.

A suggested method of driving RS-170 video levels into a 75 Ω monitor is shown in Figure 25. The output current levels of the DACs remain unchanged, but the source termination resistance, Zs, on each of the three DACs is increased from 75 Ω to 150 Ω .






Figure 23 shows the video waveforms associated with the three RGB outputs driving the doubly terminated 75 Ω load of Figure 24. As well as the gray scale levels, black level to white level, Figure 23 also shows the contributions of SYNC and BLANK for the HT7123A. These control inputs add appropriately weighted currents to the analog outputs, producing the specific output level requirements for video applications. Table 9 details how the SYNC and BLANK inputs modify the output levels.

GRAY SCALE OPERATION

The HT7123A can be used for standalone, gray scale (monochrome), or composite video applications (that is, only one channel used for video information). Any one of the three channels, red, green, or blue, can be used to input the digital video data. The two unused video data channels should be tied to Logic 0. The unused analog outputs should be terminated with the same load as that for the used channel; that is, if the red channel is used and IOR is terminated with a doubly terminated 75 Ω load (37.5 Ω), IOB and IOG should be terminated with 37.5 Ω resistors (see Figure 26).





Figure 26. Input and Output Connections for Standalone Gray Scale or Composite Video

VIDEO OUTPUT BUFFERS

The HT7123A is specified to drive transmission line loads. The analog output configuration to drive such loads is described in the Analog Outputs section and illustrated in Figure 27. However, in some applications it may be required to drive long transmis-sion line cable lengths. Cable lengths greater than 10 meters can attenuate and distort high frequency analog output pulses. The inclusion of output buffers compensates for some cable distortion. Buffers with large full power bandwidths and gains between two and four are required. These buffers also need to be able to supply sufficient current over the complete output voltage swing. Analog Devices produces a range of suitable op amps for such applications. These include the AD843, AD844, AD847, and AD848 series of monolithic op amps. In very high frequency applications (80 MHz), the AD8061 is recommended. More information on line driver buffering circuits is given in the relevant op amp data sheets.

Use of buffer amplifiers also allows implementation of other video standards besides RS-343A and RS-170. Altering the gain components of the buffer circuit results in any desired video level.



PCB LAYOUT CONSIDERATIONS

The HT7123A is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the HT7123A, it is imperative that great care be given to the PCB layout. Figure 28 shows a recommended connection diagram for the HT7123A.

The layout should be optimized for lowest noise on the HT7123A power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. Shorten the lead length between groups of V_{AA} and GND pins to minimize inductive ringing.

It is recommended to use a 4-layer printed circuit board with a single ground plane. The ground and power planes should separate the signal trace layer and the solder side layer. Noise on the analog power plane can be further reduced by using multiple decoupling capacitors (see Figure 28). Optimum performance is achieved by using 0.1 µF and 0.01 µF ceramic capacitors. Individually decouple each VAA pin to ground by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance. It is important to note that while the HT7123A contains circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, pay close attention to reducing power supply noise. A dc power supply filter (Murata BNX002) provides EMI suppression between the switching power supply and the main PCB. Alternatively, consideration can be given to using a 3-terminal voltage regulator.

DIGITAL SIGNAL INTERCONNECT

Isolate the digital signal lines to the HT7123A as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane. Due to the high clock rates used, long clock lines to the HT7123A should be avoided to minimize noise pickup.


Connect any active pull-up termination resistors for the digital inputs to the regular PCB power plane (V_{CC}) and not the analog power plane.




ANALOG SIGNAL INTERCONNECT

Place the HT7123A as close as possible to the output connec-tors, thus minimizing noise pickup and reflections due to impedance mismatch.


The video output signals should overlay the ground plane and not the analog power plane, thereby maximizing the high frequency power supply rejection. For optimum performance, the analog outputs should each have a source termination resistance to ground of 75 Ω (doubly terminated 75 Ω configuration). This termination resistance should be as close as possible to the HT7123A to minimize reflections.







OUTLINE DIMENSIONS



Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Speed Option	Package Description	Package Option
HT7123ARQZ	0°C to 70°C	240 MHz	48-Lead LQFP	ST-48
HT7123ARQZ330	0°C to 70°C	330 MHz	48-Lead LQFP	ST-48

¹Z = RoHS Compliant Part. ²HT7123ARQZ330 is available in a 3.3 V version only.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by HTCSEMI manufacturer:

Other Similar products are found below :

HI5660/6IA HI5660IB HI5731BIB HI5741BIBZ HI5760BIB HI5860IB ISL5629IN ISL5729IN ISL5857IA ISL5857IB ISL5861IB ISL5927IN ISL5961IA TLV5614IDR AD5689RBRUZ-RL7 AD7528JPZ-REEL AD5064BRUZ-1REEL7 AD5664RBRMZ-5REEL7 MS5620 DAC60508ZRTER DAC8411IDCKR AD5676RARUZ-REEL7 LTC2654BIGN-L16#PBF AD5781ARUZ-REEL7 AD5667RBRMZ-2REEL7 AD5686RBRUZ-RL7 AD5696BRUZ-RL7 MS5314 DAC8560IDDGKR DAC81401PWR DAC8728SPAGR ADV7125BCPZ170-RL LTC2642CMS-12#TRPBF AD5413BCPZ-RL7 AD5541ARZ-REEL7 AD5732AREZ-REEL7 AD5640CRMZ-2REEL7 LTC2642CMS-16#TRPBF AD5781BRUZ-REEL7 LTC1658IMS8#TRPBF AD5674RBCPZ-1-RL7 AD5667RBRMZ-1REEL7 AD5449YRUZ-REEL LTC2621IDD-1#TRPBF AD5648BRUZ-2REEL7 LTC2633AHTS8-LI12#TRMPBF CLM5615ID MS5541 MS4344 MS5542