

HT74922& HT74923 16-Key Encoder & 20-Key Encoder


General Description

The HT74922 and HT74923 CMOS key encoders pro-vide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pull-up devices which permit switches with up to 50 $k\Omega$ on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key roll-over is provided between any two switches.


An internal register remembers the last key pressed even after the key is released. The 3-STATE outputs provide for easy expansion and bus operation and are LPTTL compatible.


Features

- \blacksquare 50 k Ω maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- 3-STATE output LPTTL compatible
- Wide supply range: 3V to 15V
- Low power consumption




Connection Diagrams







Connection Diagrams (Continued)



Truth Tables

(Pins 0 through 11)

	Switch	0	1	2	3	4	5	6	7	8	9	10	11
Р	osition	Y1, X1	Y1, X2	Y1, X3	Y1, X4	Y2, X1	Y2, X2	Y2, X3	Y2, X4	Y3, X1	Y3, X2	Y3, X3	Y3, X4
D													
Α	Α	0	1	0	1	0	1	0	1	0	1	0	1
Т	В	0	0	1	1	0	0	1	1	0	0	1	1
Α	С	0	0	0	0	1	1	1	1	0	0	0	0
0	D	0	0	0	0	0	0	0	0	1	1	1	1
U	E (Note 1)	0	0	0	0	0	0	0	0	0	0	0	0
Т													


(Pins 12 through 19)

	Switch	12	13	14	15	16	17	18	19
F	osition	Y4, X1	Y4, X2	Y4, X3	Y4, X4	Y5(Note 1), X1	Y5 (Note 1), X2	Y5 (Note 1), X3	Y5 (Note 1), X4
D									
Α	Α	0	1	0	1	0	1	0	1
Т	В	0	0	1	1	0	0	1	1
Α	С	1	1	1	1	0	0	0	0
0	D	1	1	1	1	0	0	0	0
U	E (Note 1)	0	0	0	0	1	1	1	1
Т									

Note 1: Omit for HT74922



Block Diagram





Absolute Maximum Ratings(Note 2)

Voltage at Any Pin $V_{CC} - 0.3V$ to $V_{CC} + 0.3V$

Operating Temperature Range

HT74922, HT74923 -40° C to $+85^{\circ}$ C Storage Temperature Range -65° C to $+150^{\circ}$ C

Power Dissipation (P_D)

Dual-In-Line700 mWSmall Outline500 mW

Operating V_{CC} Range 3V to 15V

V_{CC} 18V

Lead Temperature

(Soldering, 10 seconds) 260°C

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS TO	смоѕ	- 1). 			I
V_{T+}	Positive-Going Threshold Voltage	$V_{CC} = 5V$, $I_{IN} \ge 0.7$ mA	3.0	3.6	4.3	V
	at Osc and KBM Inputs	$V_{CC} = 10V$, $I_{IN} \ge 1.4 \text{ mA}$	6.0	6.8	8.6	V
		$V_{CC} = 15V, I_{IN} \ge 2.1 \text{ mA}$	9.0	10	12.9	V
V_{T-}	Negative-Going Threshold Voltage	$V_{CC} = 5V, I_{IN} \ge 0.7 \text{ mA}$	0.7	1.4	2.0	V
	at Osc and KBM Inputs	$V_{CC} = 10V, I_{IN} \ge 1.4 \text{ mA}$	1.4	3.2	4.0	V
		$V_{CC} = 15V, I_{IN} \ge 2.1 \text{ mA}$	2.1	5	6.0	V
V _{IN(1)}	Logical "1" Input Voltage,	$V_{CC} = 5V$	3.5	4.5		V
. ,	Except Osc and KBM Inputs	V _{CC} = 10V	8.0	9		V
		V _{CC} = 15V	12.5	13.5		V
V _{IN(0)}	Logical "0" Input Voltage,	V _{CC} = 5V		0.5	1.5	V
(-7	Except Osc and KBM Inputs	V _{CC} = 10V		1	2	V
		V _{CC} = 15V		1.5	2.5	V
I _{rp}	Row Pull-Up Current at Y1, Y2,	$V_{CC} = 5V, V_{IN} = 0.1 V_{CC}$		-2	4.3 8.6 12.9 2.0 4.0 6.0	μΑ
	Y3, Y4 and Y5 Inputs	V _{CC} = 10V		-10	-20	μΑ
		V _{CC} = 15V		-22	-45	μΑ
V _{OUT(1)}	Logical "1" Output Voltage	$V_{CC} = 5V$, $I_{O} = -10 \mu A$	4.5			V
(.,		$V_{CC} = 10V, I_{O} = -10 \mu A$	9			V
		$V_{CC} = 15V, I_{O} = -10 \mu A$	13.5			V
V _{OUT(0)}	Logical "0" Output Voltage	$V_{CC} = 5V, I_{O} = 10 \mu A$			0.5	V
		$V_{CC} = 10V, I_{O} = 10 \mu A$			1	V
		$V_{CC} = 15V, I_{O} = 10 \mu A$			8.6 12.9 2.0 4.0 6.0 1.5 2 2.5 -5 -20 -45 0.5 1 1.5 1400 700 500 1.1 1.9 2.6 1.0	V
R _{on}	Column "ON" Resistance at	$V_{CC} = 5V, V_{O} = 0.5V$		500	8.6 12.9 2.0 4.0 6.0 1.5 2 2.5 -5 -20 -45 1.5 1400 700 500 1.1 1.9 2.6 1.0	Ω
	X1, X2, X3 and X4 Outputs	$V_{CC} = 10V, V_{O} = 1V$		300		Ω
		$V_{CC} = 15V, V_{O} = 1.5V$		200	500	Ω
Icc	Supply Current	V _{CC} = 5V		0.55	1.1	mA
	Osc at 0V, (one Y low)	V _{CC} = 10V		1.1	1.9	mA
		V _{CC} = 15V		1.7	2.6	mA
I _{IN(1)}	Logical "1" Input Current	V _{CC} = 15V, V _{IN} = 15V		0.005	1.0	μΑ
(.)	at Output Enable					-
I _{IN(0)}	Logical "0" Input Current	V _{CC} = 15V, V _{IN} = 0V	-1.0	-0.005		μΑ
(-)	at Output Enable					
CMOS/LPT	TL INTERFACE		<u>l</u>			I
V _{IN(1)}	Except Osc and KBM Inputs	V _{CC} = 4.75V	V _{CC} - 1.5			V
V _{IN(0)}	Except Osc and KBM Inputs	V _{CC} = 4.75V			0.8	V
V _{OUT(1)}	Logical "1" Output Voltage	I _O = -360 μA				
- 、 /		V _{CC} = 4.75V	2.4			V
		I _O = -360 μA				



DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{OUT(0)}	Logical "0" Output Voltage	$I_{O} = -360 \mu\text{A}$				
		V _{CC} = 4.75V			0.4	V
		$I_{O} = -360 \mu A$				
OUTPUT D	RIVE (See Family Characteristics Data	Sheet) (Short Circuit Current)		•	•	•
I _{SOURCE}	Output Source Current	$V_{CC} = 5V$, $V_{OUT} = 0V$,	-1.75	-3.3		mA
	(P-Channel)	T _A = 25°C				
I _{SOURCE}	Output Source Current	$V_{CC} = 10V$, $V_{OUT} = 0V$,	-8	-15		mA
	(P-Channel)	T _A = 25°C				
I _{SINK}	Output Sink Current	$V_{CC} = 5V$, $V_{OUT} = V_{CC}$,	1.75	3.6		mA
	(N-Channel)	T _A = 25°C				
I _{SINK}	Output Sink Current	$V_{CC} = 10V$, $V_{OUT} = V_{CC}$,	8	16		mA
	(N-Channel)	T _A = 25°C				

AC Electrical Characteristics (Note 3)

 $T_A=25^{\circ}C,\ C_L=50$ pF, unless otherwise noted


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t _{pd0} , t _{pd1}	Propagation Delay Time to	C _L = 50 pF (Figure 1)				
	Logical "0" or Logical "1"	$V_{CC} = 5V$		60	150	ns
	from D.A.	V _{CC} = 10V		35	80	ns
		V _{CC} = 15V		25	60	ns
t _{0H} , t _{1H}	Propagation Delay Time from	$R_L = 10k, C_L = 10 pF (Figure 2)$				
	Logical "0" or Logical "1"	$V_{CC} = 5V, R_L = 10k$		80	200	ns
	into High Impedance State	$V_{CC} = 10V, C_L = 10 pF$		65	150	ns
		V _{CC} = 15V		50		ns
t _{H0} , t _{H1}	Propagation Delay Time from	$R_L = 10k, C_L = 50 pF (Figure 2)$				
	High Impedance State to a	$V_{CC} = 5V$, $R_L = 10k$		100	150 80 60 200 150	ns
	Logical "0" or Logical "1"	$V_{CC} = 10V, C_{L} = 50 pF$		55	125	ns
		V _{CC} = 15V		40	90	ns
C _{IN}	Input Capacitance	Any Input (Note 4)		5	7.5	pF
C _{OUT}	3-STATE Output Capacitance	Any Output (Note 4)		10		pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: Capacitance is guaranteed by periodic testing.





Switching Time Waveforms



T1 \approx T2 \approx RC, T3 \approx 0.7 RC, where R \approx 10k and C is external capacitor at KBM input.

FIGURE 1.









Typical Performance Characteristics


Typical I_{rp} vs V_{IN} at Any Y Input



Typical R_{on} vs V_{OUT} at Any X Output




Typical Debounce Period vs C_{KBM}




Typical Applications

Synchronous Handshake (HT74922)



The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz


Synchronous Data Entry Onto Bus (HT74922)



Outputs are enabled when valid entry is made and go into 3-STATE when key is released.

The keyboard may be synchronously scanned by omitting the capacitor at osc. and driving osc. directly if the system clock rate is lower than 10 kHz $\,$





Outputs are in 3-STATE until key is pressed, then data is placed on bus. When key is released, outputs return to 3-STATE.

MM74C922 X 1 KBM X2 050 Х3 Х4 2 3 Y1 6 7 Y2 10 11 **Y3** 15 Y4 18 19 22 23

Expansion to 32 Key Encoder (HT74922)

Theory of Operation

The HT74922/HT74923 Keyboard Encoders implement all the logic necessary to interface a 16 or 20 SPST key switch matrix to a digital system. The encoder will convert a key switch closer to a 4(HT74922) or 5(HT74923) bit nibble. The designer can control both the keyboard scan rate and the key debounce period by altering the oscillator capacitor, $C_{\rm OSE}$, and the key bounce mask capacitor, $C_{\rm MSK}$. Thus, the HT74922/HT74923's performance can be optimized for many keyboards.

The keyboard encoders connect to a switch matrix that is 4 rows by 4 columns (HT74922) or 5 rows by 4 columns (HT74923). When no keys are depressed, the row inputs are pulled high by internal pull-ups and the column outputs sequentially output a logic "0". These outputs are open drain and are therefore low for 25% of the time and otherwise off. The column scan rate is controlled by the oscillator input, which consists of a Schmitt trigger oscillator, a 2-bit counter, and a 2–4-bit decoder.

When a key is depressed, key 0, for example, nothing will happen when the X1 input is off, since Y1 will remain high. When the X1 column is scanned, X1 goes low and Y1 will go low. This disables the counter and keeps X1 low. Y1


going low also initiates the key bounce circuit timing and locks out the other Y inputs. The key code to be output is a combination of the frozen counter value and the decoded Y inputs. Once the key bounce circuit times out, the data is latched, and the Data Available (DAV) output goes high.


If, during the key closure the switch bounces, Y1 input will go high again, restarting the scan and resetting the key bounce circuitry. The key may bounce several times, but as soon as the switch stays low for a debounce period, the closure is assumed valid and the data is latched.

A key may also bounce when it is released. To ensure that the encoder does not recognize this bounce as another key closure, the debounce circuit must time out before another closure is recognized.

The two-key roll-over feature can be illustrated by assuming a key is depressed, and then a second key is depressed. Since all scanning has stopped, and all other Y inputs are disabled, the second key is not recognized until the first key is lifted and the key bounce circuitry has reset.

The output latches feed 3-STATE, which is enabled when the Output Enable (\overline{OE}) input is taken low.






20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)




RMS TO JEDEC REGISTRATION MS-001, ONS AC, DATED 6/1993. DLLING DIMENSIONS ARE IN INCHES INCE DIMENSIONS ARE IN MILLIMETERS. OT INCLUDE MOLD FLASH OR PROTRUSIONS. LASH OR PROTRUSIONS SHALL NOT EXCEED HES OR 0.25MM. OT INCLUDE DAMBAR PROTRUSIONS

18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N18B



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Encoders, Decoders, Multiplexers & Demultiplexers category:

Click to view products by HTCSEMI manufacturer:

Other Similar products are found below:

MC74HC163ADTG 74HC253N NLV74VHC1G01DFT1G NLVHC4851ADTR2G NLVHCT4851ADTR2G NLV14051BDR2G

NLV74HC238ADTR2G COMX-CAR-210 SN74LS148N 74HC138D 8CA3052APGGI8 TC74HC4051AF(EL,F) PI3B3251LE PI3B3251QE

74VHC4052AFT(BJ) PI3PCIE3415AZHEX NLV74HC4851AMNTWG MC74LVX257DG M74HCT4851ADWR2G NL7SZ19DBVT1G

PI5C3253LEX HT74923ARWZ HT74922ARWZ MC74HC151ADTG MC74LVX257DTR2G 74VHC238FT(BJ) 74VHC4066AFT(BJ)

74VHCT138AFT(BJ) NC7SZ157P6X NLVHC4851ADR2G SN74HC148AN 74HC4052D(BJ) 74VHC138MTC COMX-CAR-P1

8550401EA 74VHC138MTCX 74HC138D(BJ) SN74LS157NE4 MC74LCX158DTR2G NL7SZ19DFT2G M74HC157RM13TR

M74HC238RM13TR 74AHCT138T16-13 74LCX138FT(AJ) 74LCX157FT(AJ) NL7SZ18MUR2G 74VHC139FT(BJ) 74VHC157FT(BJ)

TC74HC4052AFT-EL SN54LS139AJ