


CAN transceiver for 24 V systems


The HT82C251A is the interface between the CAN protocol controller and the physical bus.. The device provides differential transmit ca-pability to the bus and differential receive ca-pability to the CAN controller. The IC is in-tended for automotive electronic applications


Main features

- Fully compatible with the “ISO 11898-24 V” standard
- Thermally protected
- Short-circuit proof
- Three mode operation
- High speed of data transfer (up to 1 Mbit/s)
- High immunity against electromagnetic interference.
- Permissible value of electrostatic potential is 2000V.



Pin layout





VD1, VD2 – diodes;
 VT1, VT2 - transistors

Fig. 3 – Block diagram

Table 2 – Absolute maximum ratings

Symbol	Parameter	Target		Unit
		Min	Max	
V_{CC}	Supply voltage	-0,3	7,0	V
V_n	01, 04, 05, 08 pin voltage	-0,3	$V_{CC} + 0,3$	V
V_{tr}	06, 07 pin transient voltage	-200	200	V
T_{stg}	Storage temperature	-60	150	°C
T_j	Junction temperature	-	150	°C

Table 3 – Recommended operating condition

Symbol	Parameter	Target		Unit
		Min	Max	
V_{CC}	Supply voltage	4,5	5,5	V
V_{CAN}	Input/output high and low level voltage of CAN - signal	-36	36	V

Table 4 – Electric parameters at $-40 \leq T_{amb} \leq +125 \text{ }^{\circ}\text{C}$

Symbol	Parameter	Measurement mode	Target		Unit
			Min	Max	
Supply					
I ₃	Supply current	Dominant; V ₁ = 1,0 V, V _{CC} < 5,1 V	-	78	mA
		Dominant; V ₁ = 1,0 V, V _{CC} < 5,25 V	-	80	
		Dominant; V ₁ = 1,0 V, V _{CC} < 5,5 V	-	85	
		Recessive; V ₁ = 4,0 V, R ₈ = 47 kΩ	-	10	
		Standby mode ¹⁾	-	0,315	
		Standby mode ²⁾	-	0,275	
Transmitter					
V _{IH}	High-level input voltage	Output recessive	0,7 V _{CC}	V _{CC} +0,3	V
V _{IL}	Low-level input voltage	Output dominant	-0,3	0,3 V _{CC}	V
I _{IH}	High-level input current	4,5 V < V _{CC} < 5,5 V V ₁ = 4,0 V	-200	30	μA
I _{IL}	Low-level input current	4,5 V < V _{CC} < 5,5 V V ₁ = 1,0 V	-200	-100	μA
V _{6,7}	Recessive bus voltage	4,5 V < V _{CC} < 5,5 V V ₁ = 4,0 V, no load	2,0	3,0	V
I _{LO}	Off-state output leakage current	4,5 V < V _{CC} < 5,5 V -2,0 V < (V ₆ , V ₇) < 7,0 V	-2,0	2,0	mA
		4,5 V < V _{CC} < 5,5 V -5,0 V < (V ₆ , V ₇) < 36 V	-10	10	
V ₇	CANH output voltage	4,75 V < V _{CC} < 5,5 V V ₁ = 1,0 V	3,0	4,5	V
		V ₁ = 1,0 V 4,5 V < V _{CC} < 4,75 V	2,75	4,5	
V ₆	CANL output voltage	4,5 V < V _{CC} < 5,5 V V ₁ = 1,0 V	0,5	2,0	V

Table 4 continued

Symbol	Parameter	Measurement mode	Target		Unit
			Min	Max	
$\Delta V_{6,7}$	difference between output voltage at pins 6 and 7	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $V_1 = 1,0 \text{ V}$	1,5	3,0	V
		$V_1 = 1,0 \text{ V}, R_L = 45 \Omega$	1,5	-	
		$V_1 = 4,0 \text{ V}, \text{ no load}$	-0,5	0,05	
I_{SC7}	CANH short-circuit current	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $V_7 = -5,0 \text{ V}$	-	-200	mA
I_{SC6}	CANL signal short-circuit current	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $V_6 = 36 \text{ V}$	-	200	mA
Receiver (pins 06, 07 are externally controlled, $V_4 = 4,0 \text{ V}$, $-2,0 \text{ V} < (V_6, V_7) < 7,0 \text{ V}$, unless otherwise specified)					
$V_{DIFF(R)}$	Differential input voltage (recessive mode)	³⁾	-1,0	0,5	V
		$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $-7,0 \text{ V} < (V_6, V_7) < 12 \text{ V}$	-1,0	0,4	
$V_{DIFF(D)}$	Differential input voltage (dominant mode)	-	0,9	5,0	V
		$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $-7,0 \text{ V} < (V_6, V_7) < 12 \text{ V}$	1,0	5,0	
		⁴⁾	0,97	5,0	
		$4,5 \text{ V} < V_{CC} < 5,1 \text{ V}$ ⁴⁾	0,91	5,0	
V_{OH}	High-level output voltage (pin 4)	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $I_4 = -100 \mu\text{A}$	$0,8 V_{CC}$	V_{CC}	V
V_{OL}	Low-level output voltage (pin 4)	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $I_4 = 1,0 \text{ mA}$	0	$0,2 V_{CC}$	V
		$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $I_4 = 10 \text{ mA}$	0	1,5	
R_I	CANL and CANH input resistance I	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$	5,0	25	k Ω
R_{DIFF}	Differential input resistance	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$	20	100	k Ω
Reference voltage					
V_{REF}	Reference voltage	$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $V_8 = 1,0 \text{ V}, I_5 < 50 \mu\text{A}$	$0,45 V_{CC}$	$0,55 V_{CC}$	V
		$4,5 \text{ V} < V_{CC} < 5,5 \text{ V}$ $V_8 = 4,0 \text{ V}, I_5 < 5,0 \mu\text{A}$	$0,4 V_{CC}$	$0,6 V_{CC}$	

Table 4 continued

Symbol	Parameter	Measurement mode	Target		Unit
			Min	Max	
Timing parameters ($R_L = 60 \Omega$, $C_L = 100 \text{ pF}$, unless otherwise specified)					
t_{bit}	One bit transmitting minimum time	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 0 \Omega$	-	1,0	μs
t_{onTXD}	Input data transfer to active bus delay	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 0 \Omega$	-	50	ns
t_{offTXD}	Input data transfer to inactive bus delay	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 0 \Omega$	-	80	ns
t_{onRXD}	Input data transfer to active receiver delay	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 0 \Omega$	-	120	ns
		$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 47 \text{ k}\Omega$	-	550	
t_{offRXD}	Input data transfer to inactive receiver delay	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 0 \Omega$	-	190	ns
		$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $R_8 = 47 \text{ k}\Omega$	-	400	
t_{WAKE}	Wake-up time from standby mode (via 08 pin)	$4, 5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$	-	20	μs
t_{dRXDL}	Bus input data transfer delay to low on output of received data	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$ $V_8 = 4,0 \text{ V}$	-	3,0	μs
Standby mode and low RFI mode					
V_{stb}	Input voltage for standby mode	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$	$0,75 V_{\text{CC}}$	-	V
I_{slope}	Input current for low RFI mode	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$	- 200	- 10	μA
V_{slope}	Input voltage for low RFI mode	$4,5 \text{ V} < V_{\text{CC}} < 5,5 \text{ V}$	$0,4 V_{\text{CC}}$	$0,6 V_{\text{CC}}$	V
1) $I_1 = I_4 = I_5 = 0 \text{ mA}$, $V_8 = V_{\text{CC}}$ 2) $I_1 = I_4 = I_5 = 0 \text{ mA}$, $V_8 = V_{\text{CC}}$, $T_{\text{amb}} < 90 \text{ }^\circ\text{C}$. 3) For the receiver in all modes. 4) Standby mode					

Table 5 Typical values of electric parameters

Symbol	Parameter	Measurement mode	Typical value	Unit
$V_{diff(hys)}$	Differential hysteresis voltage	V_{CC} from 4,5 to 5,5 V	150	mV
SR	CANH, CANL slew rate	V_{CC} from 4,5 to 5,5 V; $R_8 = 47 \text{ k}\Omega$	7,0	V/ μ s
I_{SC7}	High level CAN short circuit current	V_{CC} from 4,5 to 5,5 V; $V_7 = -36 \text{ V}$	-100	mA

FUNCTIONAL DESCRIPTION

The HT82C251A provides differential transmit capability to the bus and differential receive capability to the CAN controller. Data transfer rate is up to 1 Mbit/s.

Output stage has good load capacity. It guarantees 2V peak-to-peak output voltage for 60 Ω load. HT82C251A has thermal and short circuit protection, high immunity to EMI and is fully compatible with the "ISO 11898-24 V" standard.

The IC provides three operation modes: high-speed, reduced RFI mode, standby mode. The design of HT82C251A permits possibility of adjustment of rise and fall slope of output stages (transistors).

Pin R_S is used to select one of three modes of operation: high-speed, reduced RFI or standby. High level applied to this pin switches the IC to standby mode, low level – to high-speed mode. The high-speed mode is selected by connecting pin R_S to ground. To reduce RFI, connect pin R_S by resistor R_{ext} to ground. The rise and fall slope of output stages (transistors) can be regulated with R_{ext} resistance.

To select high-speed dominant mode a low level voltage ($\sim 1 \text{ V}$) is applied to TXD pin and R_S is connected to ground, CANH and CANL pins are connected by 60 Ω resistor. Guaranteed peak-to-peak output voltage (high and low level) will be 1,5 V for all operating supply voltage range

To select recessive mode a high level voltage ($\sim 4 \text{ V}$) is applied to TXD pin and R_S is connected to ground. In recessive mode bus output voltage $V_{6,7}$ is about ($\sim 2.5 \text{ V}$).

High level ($\sim 4\text{V}$) applied to pin R_S switches IC to standby mode (with low power consumption); in this mode consumption current doesn't exceed 270 μA . In this mode transmitter is turn off and consumption current of receiver and all circuit is significantly decreased.

Reference voltage value V_{REF} per 05 output is half of supply voltage.

Table 6 - Truth table of the transceiver

Supply voltage range, V_{CC} , V	TXD pin	CANH pin	CANL pin	Bus state	RXD output
4,5 ÷ 5,5	L	H	L	Dominant	L
4,5 ÷ 5,5	H	Floating	Floating	Recessive	H *
4,5 ÷ 5,5	X	Floating, if $V_{RS} > 0,75 V_{CC}$	Floating, if $V_{RS} > 0,75 V_{CC}$	Floating	H *
0 ÷ 5,5	Floating	Floating	Floating	Floating	X

Notes

1 H – high level voltage; L – low level voltage; X – don't care (H or L).

2 Floating state – half of sum of output levels on pins 06 and 07 ($V_{O(CANL)} + V_{O(CANH)} / 2$).

* If another bus node is transmitting a dominant bit, then RXD shall be low

Table 7 – Transceiver mode table


R_S pin state	Mode	R_S pin resulting voltage or current
$V_{RS} > 0,75 V_{CC}$	Standby	- $I_{RS} < 10 \mu A$
$10 \mu A < -I_{RS} < 200 \mu A$	Slope control (Reduced RFI)	$0,4 V_{CC} < V_{RS} < 0,6 V_{CC}$
$V_{RS} < 0,3 V_{CC}$	High – speed	- $I_{RS} < 500 \mu A$

Table 8 - Truth table of the receiver

Input differential voltage V_{DIFF}^* , B	RXD pin
$V_{DIFF} > 0,9\text{ V}$	L
$0,5\text{ V} < V_{DIFF} < 0,9\text{ V}$	**
$V_{DIFF} < 0,5\text{ V}$	H
Absent	H

* Input difference voltage V_{DIFF} , V is determined by formula

$$V_{DIFF} = V_7 - V_6 \quad , \quad (1)$$
 V_7 – CANH output voltage, V;
 V_6 – CANL output voltage, V
 ** Not determined (hysteresis zone)


Fig. 4 – t_{onTXD} , t_{onRXD} , t_{offTXD} , t_{offRXD} parameters measurement timing diagram




Fig. 5 - $V_{diff(hys)}$ parameter measurement timing diagram





Fig. 6 - t_{WAKE} parameter measurement timing diagram



$$t_{dRXDL} \leq 15 \mu s$$

Fig. 7 – t_{dRXDL} parameter measurement timing diagram





Fig. 8 – Application diagramm

SOP8 package information


Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.75			0.069
A1	0.10		0.25	0.004		0.010
A2	1.25			0.049		
b	0.28		0.48	0.011		0.019
c	0.17		0.23	0.007		0.010
D	4.80	4.90	5.00	0.189	0.193	0.197
E	5.80	6.00	6.20	0.228	0.236	0.244
E1	3.80	3.90	4.00	0.150	0.154	0.157
e		1.27			0.050	
h	0.25		0.50	0.010		0.020
L	0.40		1.27	0.016		0.050
L1		1.04			0.040	
k	0°		8°	0°		8°
ccc			0.10			0.004

MiniSO8P package information








Table 5: MiniSO8 mechanical data


Ref.	Dimensions					
	Millimeters			Inches		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A			1.1			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.030	0.033	0.037
b	0.22		0.40	0.009		0.016
c	0.08		0.23	0.003		0.009
D	2.80	3.00	3.20	0.11	0.118	0.126
E	4.65	4.90	5.15	0.183	0.193	0.203
E1	2.80	3.00	3.10	0.11	0.118	0.122
e		0.65			0.026	
L	0.40	0.60	0.80	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.010	
k	0°		8°	0°		8°
ccc			0.10			0.004

QFN16(3*3) package information


Symbol	Dimensions In Millimeters		
	Min	Nom	Max
A	0.45	0.50	0.55
A1	0	0.02	0.05
b	0.23	0.28	0.33
b1	0.20REF		
c	0.152REF		
D	2.90	3.00	3.10
D2	1.80	1.90	2.00
e	0.50BSC		
Ne	1.50BSC		
Nd	1.50BSC		
E	2.90	3.00	3.10
E2	1.80	1.90	2.00
L	0.25	0.30	0.35
K	0.20	0.25	0.30
h	0.20	0.25	0.30

 THIRD ANGLE PROJECTION				SCALE		UNIT	mm	QFN16L(0303X0.5) package outline dimensions
				DATE	2021-05-10			
TOLERANCE				DESIGNER	CHECKER	APPROVER		
0	0.0	0.00	0.000				DWG.NO.	QW-034-44
---	---	---	---					

DIP8 package information


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR TO DATUM C.
6. DIMENSION E3 IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	----	0.210	----	5.33
A1	0.015	----	0.38	----
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060 TYP		1.52 TYP	
C	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005	----	0.13	----
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
e	0.100 BSC		2.54 BSC	
eB	----	0.430	----	10.92
L	0.115	0.150	2.92	3.81
M	----	10°	----	10°

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [CAN Interface IC category](#):

Click to view products by [HTCSEMI manufacturer](#):

Other Similar products are found below :

[PCA82C250T/N4](#) [TLE7251VLE](#) [SIT1051AT/3](#) [TJA1042T](#) [TJA1044T](#) [TJA1040T](#) [TJA1051T/3](#) [TPT1042V-SO1R-S](#) [SCM3425ASA](#)
[NCA1042-DSPR](#) [SIT1057QTK/3](#) [SIT1042AQT/3](#) [SIT1051AQT/3](#) [SIT1044QTK/3](#) [MCP2515-I](#) [TJA1051T](#) [PCA82C251T](#) [MAX3051ESA](#)
[SN65HVD230DR](#) [UM3608QA](#) [CA-IF1042VS-Q1](#) [CA-IF1044VS-Q1](#) [HMT1050T](#) [HMT1040T](#) [HGA82C251M/TR](#) [TJA1040M/TR](#)
[HG65HVD230M/TR](#) [TJA1042M-3/TR](#) [PCA82C251M/TR](#) [TDA51SCANHC](#) [TJA1044GT/1](#) [TJA1055T/3/1](#) [SIT1042AQT/3](#) [SIT1051AT](#)
[SIT1044QT/3](#) [SIT1057QT](#) [SIT1042QT](#) [SIT1051QT](#) [SIT1057QT/3](#) [SIT1051AQT/E](#) [SIT1057T/3](#) [SIT1043QTK](#) [SIT1042AT](#) [SIT1042AT/3](#)
[SIT1043QT](#) [SIT1042ATK/3](#) [SIT1057TK/3](#) [SL1040S](#) [MCP2561-HMF](#) [MCP2510-E/P](#)