

# DESCRIPTION

The HSN75176ADR used for RS-485/RS-422 communication is a 10Mbps high-speed transceiver for half duplex communication, which includes one driver Device and a receiver.

Equippedwith ± 8kV human mode ESD protection and failure protection circuit, ensuring that when the receiver input is open or short circuited Receiver output logic high level.

If all transmitters attached to the terminal matching bus are disabled (high resistance), the receiver will output logic high Level.

The HSN75176ADR driver does not limit the swing rate and can ensure a communication rate of up to 10Mbps.

HSN75176ADR has a receiver with 1 Unit load input impedance, up to 32 transceivers can be connected to the bus.

In addition, HSN75176ADR also has an built-in overtemperature protection circuit to ensure the chip is not damaged under high temperature conditions.


# FEATURES

- Provide low current shutdown mode
- Provide industry standard 8-pin SOP packaging
- Up to 32 transceivers are allowed to be mounted on the bus
- · True fail safe receiver compatible with EIA/TIA-485
- Built in over temperature protection circuit ensures that the chip is not damaged due to High temperatures
- Provide enhanced ESD protection for RS-485/ RS-422 A/B pins

# APPLICATIONS

- · SCSI "Fast 40" Drivers and Receivers
- · Motor Controller/Position Encoder Systems
- Factory Automation

# PIN CONFIGURATION




#### Pin Functions

P	IN	1/0	DESCRIPTION
NAME	NO.	- I/O	DESCRIPTION
А	6	Bus input/output	Driver output or receiver input (complementary to B)
В	7	Bus input/output	Driver output or receiver input (complementary to A)
D	4	Digital input	Driver data input
DE	3	Digital input	Active-HIGH driver enable
GND	5	Reference potential	Local device ground
R	1	Digital output	Receiver data output
RE	2	Digital input	Active-LOW receiver enable
V <sub>CC</sub>	8	Supply	4.75-V to 5.25-V supply



## LOGIC DIAGRAM



# FEATUER DESCRIPTION

#### DRIVER FUNCTION TABLE

INPUT	ENABLE	OUT	PUTS
D	DE	Α	В
Н	Н	Н	L
L	Н	L	н
Х	L	Z	Z

H = high level,

L = low level,

X = irrelevant, Z = high impedance (off)

#### **RECEIVER FUNCTION TABLE**

DIFFERENTIAL INPUTS A–B	EN <u>AB</u> LE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	н
$-0.2 V < V_{ID} < 0.2 V$	L	?
V <sub>ID</sub> ≤ –0.2 V	L	L
Х	Н	Z
Open	L	?


H = high level,

L = low level,

? = indeterminate,

X = irrelevant, Z = high impedance (off)

#### **EQUIVALENT OF EACH INPUT**





# **ABSOLUTE MAXIMUM RATINGS**

( $V_{CC} = 5V \pm 5\%$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.)

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

SYMBOL	PARAMETER	MIN	MAX	UNIT
V	Supply voltage <sup>(2)</sup>		7	V
	Voltage range at any bus terminal	-10	15	V
VI	Enable input voltage		5.5	V
$\theta_{_{JA}}$	Package thermal impedance <sup>(3)(4)</sup>		85	°C/W
ТJ	Operating virtual junction temperature		150	C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	C
Tstg	Storage temperature range	-65	150	C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential input/output bus voltage, are with respect to network ground terminal. (2)

(3) Maximum power dissipation is a function of T<sub>J(max)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A) / \theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

(4)

# RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>cc</sub>	Supply voltage		4.75	5	5.25	V
., .,						
VI or VIC	Voltage at any bus terminal (separa			-7	V	
VIH	High-level input voltage	D, DE, and RE	2			V
V∟	Low-level input voltage	D, DE, and RE			0.8	V
V	Differential input voltage				±12	V
		Driver			-60	mA
I <sub>OH</sub>	High-level output current	Receiver			-400	μA
		Driver			60	
lo∟	Low-level output current	Receiver			8	mA
T <sub>A</sub>	Operating free-air temperature		0		70	C

(1) Differential input/output bus voltage is measured at the noninverting terminal A, with respect to the inverting terminal B.



#### **DRVER SECTION Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

SYMBOL	PARAMETER	TEST CON	DITIONS <sup>(1)</sup>	MIN	TYP <sup>(2)</sup>	МАХ	UNIT
V <sub>IK</sub>	Input clamp voltage	lj = –18 mA				-1.5	V
VO	Output voltage	I <sub>O</sub> = 0		0		6	V
VOD1	Differential output voltage	IO = 0		1.5	3.6	6	V
		R_ = 100 Ω		1/2 V <sub>OD1</sub> or 2 <sup>(3)</sup>			
VOD2	Differential output voltage	RL = 54 Ω		1.5	2.5	5	V
Vod3	Differential output voltage	See (4)		1.5		5	V
	Change in magnitude of differential output voltage <sup>(5)</sup>	R <sub>L</sub> = 54 Ω or 100 Ω				±0.2	V
Voc	Common-mode output voltage	RL = 54 Ω or 100 Ω				+3 _1	V
	Change in magnitude of common-mode output voltage <sup>(マ)</sup>	RL = 54 Ω or 100 Ω				±0.2	V
	Output current	Output disabled <sup>(6)</sup>	V <sub>O</sub> = 12 V			1	mA
o			V <sub>O</sub> = -7 V			-0.8	
<b>I</b> IH	High-level input current	VI = 2.4 V				20	μA
<b>I</b> IL	Low-level input current	VI = 0.4 V				-400	μA
		V <sub>O</sub> = -7 V				-250	
		V <sub>O</sub> = 0				-150	
los	Short-circuit output current	v – v o cc				250	mA
		V <sub>O</sub> = 12 V				250	
			Outputs enabled		42	70	
lcc	Supply current (total package)	No load	Outputs disabled		26	35	mA

(1) The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.

All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. (2)

(4) The minimum V<sub>OD2</sub> with a 100-Ω load is either 1/2 V<sub>OD1</sub> or 2 V, whichever is greater.
 (4) See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.

(5) |VOD| and |VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level.

This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not (6) apply for a combined driver and receiver terminal.

# Switching Characteristics

 $V_{CC} = 5 V, R_I = 110 \Omega, T_A = 25^{\circ}C$  (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(OD)}$	Differential-output delay time	RL = 54 Ω		15	22	ns
$t_{t(OD)}$	Differential-output transition time	RL = 54 Ω		20	30	ns
t <sub>PZH</sub>	Output enable time to high level			85	120	ns
t <sub>PZL</sub>	Output enable time to low level			40	60	ns
t <sub>PHZ</sub>	Output disable time from high level			150	250	ns
t <sub>PLZ</sub>	Output disable time from low level			20	30	ns



# Symbol Equivalents

DATA SHEET PARAMETER	TIA/EIA-422-B	TIA/EIA-485-A
Vo	Voa, Vob	Voa, Vob
VOD1	Vo	Vo
V <sub>OD2</sub>	V <sub>t</sub> (R <sub>L</sub> = 100 Ω)	V <sub>t</sub> (R <sub>L</sub> = 54 Ω)
V <sub>od3</sub>		V <sub>t</sub> (test termination measurement 2)
$\Delta  V_{OD} $	$  V_t  -  \overline{V_t}  $	$  V_t -  V_t  $
Voc	V <sub>os</sub>	V <sub>os</sub>
	$ V_{OS} - \overline{V}_{OS} $	Vos – Vos
l <sub>os</sub>	<sub>sa</sub>  ,    <sub>sb</sub>	
IO	l <sub>xa</sub>  ,  l <sub>xb</sub>	lia, lib

#### **RECEIVER SECTION Electrical Characteristics**

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITIONS		MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	Vo = 2.7 V, Io = -0.4	1 mA			0.2	V
V <sub>IT-</sub>	Negative-going input threshold voltage	VO= 0.5 V, IO = 8 m/	ł	-0.2 <sup>(2)</sup>			V
V <sub>hys</sub>	Input hysteresis voltage (VIT+ – VIT–)				50		mV
VIK	Enable Input clamp voltage	lj = –18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage	VID = 200 mV, IOH =	–400 uA	2.7			V
Vol	Low-level output voltage	VID = -200 mV, IOL	= 8 mA			0.45	V
loz	High-impedance-state output current	VO = 0.4 V to 2.4 V				±20	μA
	Line input current	Other input = $0 V^{(3)}$	VJ = 12 V			1	mA
h			V <sub>I</sub> = -7 V			-0.8	iii/ (
IIH	High-level enable input current	VIH = 2.7 V				20	μA
lı.	Low-level enable input current	VIL = 0.4 V				-100	μA
rj	Input resistance	VI = 12 V		12			kΩ
los	Short-circuit output current			-15		-85	mA
			Outputs enabled		42	55	
cc	Supply current (total package)	No load	Outputs disabled		26	35	mA

 All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.
 The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for commonmode input voltage and threshold voltage levels only.

(3) This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.


# **Switching Characteristics**


 $V_{CC} = 5 V, C_{L} = 15 pF, T_{A} = 25^{\circ}C$ 

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output			21	35	nc
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	V <sub>ID</sub> = 0 to 3 V		23	35	ns
tрzн	Output enable time to high level			10	20	ns
<b>t</b> PZL	Output enable time to low level			12	20	115
tрнz	Output disable time from high level			20	35	20
<b>t</b> PLZ	Output disable time from low level			17	25	ns



# Parameter Measurement Information










Figure 2. Receiver VOH and VOL



TEST CIRCUIT A.  $C_{L}$  includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $Z_{O} = 50 \Omega$ .


#### Figure 3. Driver Test Circuit and Voltage Waveforms





A. CL includes probe and jig capacitance.

B. The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle,  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .

#### Figure 4. Driver Test Circuit and Voltage Waveforms








#### VOLTAGE WAVEFORMS

- A. CL includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle,  $t_{f} \le 6$  ns,  $t_{f} \le 6$  ns,  $Z_{O} = 50 \Omega$ .


#### Figure 5. Receiver Test Circuit and Voltage Waveforms



- A. CL includes probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle,  $t_r \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .

#### Figure 6. Driver Test Circuit and Voltage Waveforms






TEST CIRCUIT

CL includes probe and jig capacitance. Α.


Β.


The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 1$  MHz, 50% duty cycle, t<sub>r</sub>  $\leq 6$  ns,  $t_f \le 6 \text{ ns}, Z_O = 50 \Omega.$ 


Figure 7. Receiver Test Circuit and Voltage Waveforms



# **TYPOCAL CHARACTERISTICS**










# **APPLICATION INFORMATION**




The line should be terminated at both ends in its characteristic impedance ( $R_T = Z_O$ ). Stub lengths off the main line should be kept as short as possible.


Figure 17. Typical Application Circuit



# PACKAGE OUTLINE DIMENSIONS

SOP-8







### **Attention**

Any and all HUA XUAN YANG ELECTRONICS products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your HUA XUAN YANG ELECTRONICS representative nearest you before using any HUA XUAN YANG ELECTRONICS products described or contained herein in such applications.

• HUA XUAN YANG ELECTRONICS assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all HUA XUAN YANG ELECTRONICS products described or contained herein.

• Specifications of any and all HUA XUAN YANG ELECTRONICS products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

• HUA XUAN YANG ELECTRONICS CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could

give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

• In the event that any or all HUA XUAN YANG ELECTRONICS products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

• No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of HUA XUAN YANG ELECTRONICS CO.,LTD.

Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production.
HUA XUAN YANG ELECTRONICS believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the HUA XUAN YANG ELECTRONICS product that you intend to use.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-422/RS-485 Interface IC category:

Click to view products by HXY MOS manufacturer:

Other Similar products are found below :

SP3494CN-L/TR ISL4486IBZ-T ISL4491EIB ISL4491EIBZ-T ISL81483IB ISL83086EIB ISL83088EIB ISL83488IB ISL8483EIB ISL8487EIB ISL8489EIB ISL8491IP ADM489AN CA-IS3080WX CA-IS3086WX NSi83085E-DSWR SIT65HVD75ETK GM13487E CS48520M CA-IF4820FD HSN65HVD12DR UM3088EESA ISOW1412BDFMR MAX485MJA/883B CA-IF4888HS CS485M CLM3085ESA+ CLM485ESA+ CLM485EESA+ CLM3085EESA+ CS4585EO WS3471EEUA WS3079 H485EIMM/TR SP3485EN-HXY SP3483EN-HXY ST3485EBDR-HXY MAX1487ESA-HXY MAX487ESA-HXY SP485EN-HXY SN75LBC184DR-HXY MAX485EESA-HXY SN65LBC184N-HXY SN75176N-HXY MAX3485EESA-HXY SP3485EN-MS SIT3490EEPA SP3485EET UM3488EESA CS48505D