

# EiceDRIVER™ 1ED020I12-BT Enhanced

## Single channel isolated gate driver IC with DESAT and TLTOff

### Features

- Single channel coreless transformer isolated gate driver IC
- For 600 V/1200 V IGBTs and SiC MOSFETs
- 2 A typical rail-to-rail output current
- Integrated protection features, e.g.
  - $V_{CEsat}$ -detection (*DESAT*)
  - Short circuit clamping
  - Active shut-down
  - Active Miller clamp
  - Two-level turn-off (*TLTOff*)
- 28 V absolute maximum output supply voltage
- 2.0/2.0  $\mu$ s maximum propagation delay
- 50 kV/ $\mu$ s common mode transient immunity (CMTI)
- 12/11 V output undervoltage lockout (UVLO)
- Suitable for operation at high ambient temperature
- Certified according to UL 1577 with  $V_{ISO} = 3750$  V (rms) for 1 min
- Basic insulation tested

### Potential applications

- AC and brushless DC motor drives
- High voltage DC/DC-converter
- UPS-systems
- Solar inverter
- EV charging
- Commercial, construction and agricultural vehicles (CAV)
- Commercial air conditioner (CAC)
- Industrial power supply



PG-DSO-16-15

### Product validation

Qualified for applications listed above based on the test conditions in the relevant tests of JEDEC20/22.

### Device information

Product type	Typical output current	Certification(File E311313)	Package	Evaluation board
<a href="#">1ED020I12-BT</a>	$\pm 2$ A	UL 1577	PG-DSO-16-15	<a href="#">EVAL-1ED020I12-BT</a>

**Description**

**Table 1 Similar products**

Product type	Typical output current	Certification(File E311313)	Package	Evaluation board
<a href="#">1ED020I12-F2</a>	± 2 A	–	PG-DSO-16-15	<a href="#">2ED100E12-F2</a>
<a href="#">1ED020I12-B2</a>	± 2 A	UL 1577	PG-DSO-16-15	<a href="#">EVAL-1ED020I12-B2</a>
<a href="#">1ED020I12-FT</a>	± 2 A	–	PG-DSO-16-15	–
<a href="#">2ED020I12-F2</a>	± 2 A	–	PG-DSO-36-58	<a href="#">EVAL-2ED020I12-F2</a>


**Description**

The 1ED020I12-BT is a galvanic isolated single channel driver in a PG-DSO-16-15 300 mil wide body package that provides an output current capability of typically 2 A.

All logic pins are 5 V CMOS compatible and could be directly connected to a microcontroller.

The data transfer across galvanic isolation is realized by the integrated coreless transformer technology.

The 1ED020I12-BT provides several protection features like IGBT two-level turn-off, desaturation protection, active Miller clamping and active shut down.



**Figure 1 Typical application**

**Table of contents**

**Table of contents**

	<b>Table of contents</b> .....	3
<b>1</b>	<b>Block diagram</b> .....	5
<b>2</b>	<b>Pin configuration and functionality</b> .....	5
2.1	Pin configuration .....	5
2.2	Pin functionality .....	6
<b>3</b>	<b>Functional description</b> .....	7
3.1	Supply .....	8
3.2	Internal protection features .....	8
3.2.1	Undervoltage lockout (UVLO) .....	8
3.2.2	<i>RDY</i> ready status output .....	9
3.2.3	Watchdog timer .....	10
3.2.4	Active shut-down .....	10
3.3	Non-inverting and inverting inputs .....	10
3.4	Driver output .....	10
3.5	Two-level turn-off .....	10
3.6	Minimal on-/off-time at two-level turn-off operation .....	11
3.7	External protection features .....	12
3.7.1	Desaturation protection .....	12
3.7.2	Active Miller clamp .....	12
3.7.3	Short circuit clamping .....	12
3.8	<i>/RST</i> reset .....	13
<b>4</b>	<b>Electrical parameters</b> .....	13
4.1	Absolute maximum ratings .....	13
4.2	Operating parameters .....	14
4.3	Recommended operating parameters .....	14
4.4	Electrical characteristics .....	16
4.4.1	Voltage supply .....	16
4.4.2	Logic input and output .....	17
4.4.3	Gate driver .....	18
4.4.4	Active Miller clamp .....	18
4.4.5	Short circuit clamping .....	19
4.4.6	Dynamic characteristics .....	19
4.4.7	Desaturation protection .....	20
4.4.8	Active shut-down .....	22
4.4.9	Two-level turn-off .....	22
<b>5</b>	<b>Insulation characteristics</b> .....	23
5.1	Tested according to VDE 0884-10 (Standard expired on Dec. 31, 2019) .....	23
5.2	Recognized under UL 1577 (File E311313) .....	23


---

**Table of contents**

<b>6</b>	<b>Timing diagrams</b> .....	<b>24</b>
<b>7</b>	<b>Package outline</b> .....	<b>26</b>
<b>8</b>	<b>Application notes</b> .....	<b>26</b>
8.1	Reference layout for thermal data .....	26
8.2	Printed circuit board guidelines .....	27
	<b>Revision history</b> .....	<b>27</b>
	<b>Disclaimer</b> .....	<b>28</b>

**1 Block diagram**

**1 Block diagram**



**Figure 2 Block diagram 1ED020I12-BT**

**2 Pin configuration and functionality**

**2.1 Pin configuration**


**Table 2 Pin configuration**

Pin No.	Name	Function
1	VEE2	Negative power supply output side
2	DESAT	Desaturation protection
3	GND2	Signal ground output side
4	TLSET	Two-level turn-off configuration pin
5	VCC2	Positive power supply output side
6	OUT	Driver output
7	CLAMP	Miller clamping
8	VEE2	Negative power supply output side
9	GND1	Ground input side
10	IN+	Non inverted driver input

**2 Pin configuration and functionality**

**Table 2 Pin configuration (continued)**

Pin No.	Name	Function
11	<i>IN-</i>	Inverted driver input
12	<i>RDY</i>	Ready output
13	<i>/FLT</i>	Fault output, low active
14	<i>/RST</i>	Reset input, low active
15	<i>VCC1</i>	Positive power supply input side
16	<i>GND1</i>	Ground input side



**Figure 3 1ED020I12-BT (top view)**

**2.2 Pin functionality**

***GND1***

Ground connection of the input side.

***IN+* non-inverting gate driver input**

*IN+* control signal for the driver output if *IN-* is set to low. (The IGBT is on if *IN+* = high and *IN-* = low)

A minimum pulse width is defined to make the IC robust against glitches at *IN+*. An internal pull-down resistor ensures IGBT off-state.

***IN-* inverting gate driver input**

*IN-* control signal for driver output if *IN+* is set to high. (IGBT is on if *IN-* = low and *IN+* = high)

A minimum pulse width is defined to make the IC robust against glitches at *IN-*. An internal pull-up resistor ensures IGBT off-state.

***/RST* reset input**

Function 1: Enable/shutdown of the input chip. (The IGBT is off if */RST* = low). A minimum pulse width is defined to make the IC robust against glitches at */RST*.

Function 2: Resets the DESAT fault-state of the chip if */RST* is low for a time  $t_{RST}$ . An internal pull-up resistor is used to ensure */FLT* status output.

***/FLT* fault output**

Open-drain output to report a desaturation error of the IGBT (*/FLT* is low if desaturation occurs)

---

### 3 Functional description

#### **RDY ready status**

Open-drain output to report the correct operation of the device (*RDY* = high if both chips are above the UVLO level and the internal chip transmission is faultless).

#### **VCC1**

5 V power supply of the input chip

#### **VEE2**

Negative power supply pins of the output chip. If no negative supply voltage is available, all *VEE2* pins have to be connected to *GND2*.

#### **DESAT desaturation detection input**

Monitoring of the IGBT saturation voltage ( $V_{CE}$ ) to detect desaturation caused by short circuits. If *OUT* is high,  $V_{CE}$  is above a defined value and a certain blanking time has expired, the desaturation protection is activated and the IGBT is switched off. The blanking time is adjustable by an external capacitor.

#### **CLAMP Miller clamping**

Ties the gate voltage to ground after the IGBT has been switched off at a defined voltage to avoid a parasitic switch-on of the IGBT. During turn-off, the gate voltage is monitored and the clamp output is activated when the gate voltage goes below 2 V (related to *VEE2*). The clamp is designed for a Miller current up to 2 A.

#### **GND2 reference ground**

Reference ground of the output chip.

#### **OUT driver output**

Output pin to drive an IGBT. The voltage is switched between *VEE2* and *VCC2*. In normal operating mode  $V_{OUT}$  is controlled by *IN+*, *IN-* and */RST*. During error mode (UVLO, internal error or DESAT)  $V_{OUT}$  is set to *VEE2* independent of the input control signals.

#### **VCC2**

Positive power supply pin of the output side.

#### **TLSET two-level turn-off configuration**

Circuitry at *TLSET* adjust the two-level turn-off time with an external capacitor to *GND2* and the two level voltage with an external Zener diode to *GND2*.

## 3 Functional description

The 1ED020I12-BT is an advanced IGBT gate driver that can be also used for driving power MOS devices. Control and protection functions are included to enable the design of high reliability systems.

The device consists of two galvanic separated parts. The input chip can be directly connected to a standard 5 V DSP or microcontroller with CMOS in/output and the output chip is connected to the high voltage side.


The rail-to-rail driver output enables the user to provide easy clamping of the IGBTs gate voltage during short circuit of the IGBT. So an increase of short circuit current due to the feedback via the Miller capacitance can be avoided. Further, a rail-to-rail output reduces power dissipation on a system-level.

The device also includes IGBT desaturation protection with */FLT* status output.

A two-level turn-off feature with adjustable delay protects against excessive overvoltage at turn-off in case of overcurrent or short circuit condition. The same delay is applied at turn-on to prevent pulse width distortion.

### 3 Functional description

The *RDY* status output reports if the device is supplied and operates correctly.




**Figure 4** Application example bipolar supply

### 3.1 Supply

The driver 1ED020I12-BT is designed to support two different supply configurations, bipolar supply and unipolar supply.

In bipolar supply the driver is typically supplied with a positive voltage of 15 V at *VCC2* and a negative voltage of -8 V at *VEE2*. Negative supply prevents a dynamic turn on due to the additional charge which is generated from IGBT input capacitance times negative supply voltage. If an appropriate negative supply voltage is used, connecting *CLAMP* to IGBT gate is redundant and therefore typically not necessary.

For unipolar supply configuration the driver is typically supplied with a positive voltage of 15 V at *VCC2*. Erratically dynamic turn on of the IGBT could be prevented with active Miller clamp function, so *CLAMP* output is directly connected to IGBT gate.



**Figure 5** Application example unipolar supply

### 3.2 Internal protection features

#### 3.2.1 Undervoltage lockout (UVLO)


To ensure correct switching of IGBTs the device is equipped with an undervoltage lockout for both chips, refer to [Figure 16](#).

If the power supply voltage  $V_{VCC1}$  of the input chip drops below  $V_{UVLOL1}$  a turn-off signal is sent to the output chip before power-down. The IGBT is switched off and the signals at *IN+* and *IN-* are ignored as long as  $V_{VCC1}$  reaches the power-up voltage  $V_{UVLOH1}$ .


If the power supply voltage  $V_{VCC2}$  of the output chip goes down below  $V_{UVLOL2}$  the IGBT is switched off and signals from the input chip are ignored as long as  $V_{VCC2}$  reaches the power-up voltage  $V_{UVLOH2}$ . *VEE2* is not monitored, otherwise negative supply voltage range from 0 V to -12 V would not be possible.



**3 Functional description**



**Figure 6** VCC2 ramp up



**Figure 7** VCC2 ramp down and VCC2 drop

**3.2.2 RDY ready status output**

The *RDY* output shows the status of three internal protection features.

- UVLO of the input chip
- UVLO of the output chip after a short delay
- Internal signal transmission after a short delay

It is not necessary to reset the *RDY* signal since its state only depends on the status of the former mentioned protection signals.

### 3 Functional description

#### 3.2.3 Watchdog timer

During normal operation the internal signal transmission is monitored by a watchdog timer. If the transmission fails for a given time, the IGBT is switched off and the *RDY* ready output reports an internal error.

#### 3.2.4 Active shut-down

The active shut-down feature ensures a safe IGBT off-state if the output chip is not connected to the power supply, IGBT gate is clamped at *OUT* to *VEE2*.

### 3.3 Non-inverting and inverting inputs

There are two possible input modes to control the IGBT. At non-inverting mode *IN+* controls the driver output while *IN-* is set to low. At inverting mode *IN-* controls the driver output while *IN+* is set to high, please see [Figure 14](#). A minimum input pulse width is defined to filter occasional glitches.


### 3.4 Driver output

The output driver sections uses only MOSFETs to provide a rail-to-rail output. This feature permits that tight control of gate voltage during on-state and short circuit can be maintained as long as the drivers supply is stable.

Due to the low internal voltage drop, switching behavior of the IGBT is predominantly governed by the gate resistor. Furthermore, it reduces the power to be dissipated by the driver.

### 3.5 Two-level turn-off


The two-level turn-off introduces a second turn off voltage level at the driver output in between ON- and OFF level. This additional level ensures lower  $V_{CE}$  overshoots at turn off by reducing gate emitter voltage of the IGBT at short circuits or over current events. The  $V_{GE}$  level is adjusting the current of the IGBT at the end two-level turn-off interval, the required timing is depending on stray inductance and over current at beginning of two-level turn-off interval.



**Figure 8 Typical two-level turn-off switching behavior**

Reference voltage level and hold up time could be adjusted at *TLSET* pin. The reference voltage is set by the required Zener diode connected between pin *TLSET* and *GND2*. The holdup time is set by the capacitor connected to the same pin *TLSET* and *GND2*.

**3 Functional description**



**Figure 9 Typical  $t_{TLSET}$  time over  $C_{TLSET}$  capacitance**

The hold time can be adjusted during switch on using the whole capacitance connected at pin *TLSET* including capacitor, parasitic wiring capacitance and junction capacitance of Zener diode. When a switch on signal is given the IC starts to discharge  $C_{TLSET}$ . Discharging  $C_{TLSET}$  is stopped after 500 ns. Then  $C_{TLSET}$  is charged with an internal charge current  $I_{TLSET}$ . When the voltage of the capacitor  $C_{TLSET}$  exceeds 7 V a second current source starts charging  $C_{TLSET}$  up to  $V_{ZDIODE}$ . At the end of this discharge-charge cycle the gate driver is switched on.

The time between *IN* initiated switch-on signal (minus an internal propagation delay of approximately 200 ns) and switch-on of the gate drive is sampled and stored digitally. It represents the two-level turn-off set time  $t_{TLSET}$  during switch-off. Due to digitalization the  $t_{PDON}$  time can vary in time steps of 50 ns.

If switch off is initiated from *IN+*, *IN-* or */RST* signal, the gate driver is switched off immediately after internal propagation delay of approximately 200 ns and  $V_{OUT}$  begins to decrease to the second gate voltage level.


For switch off initiated by *DESAT*, the gate driver switch off is delayed by desaturation sense to *OUT* delay, afterwards  $V_{OUT}$  begins to decrease to the second gate voltage level.

For reaching second gate voltage level the output voltage  $V_{OUT}$  is sensed and compared with the Zener voltage  $V_{ZDIODE}$ . When  $V_{OUT}$  falls below the reference voltage  $V_{ZDIODE}$  of the Zener diode the switch off process is interrupted and  $V_{OUT}$  is adjusted to  $V_{ZDIODE}$ . *OUT* is switched to *VEE2* after the holdup time has passed.

The two-level turn-off function cannot be disabled.

**3.6 Minimal on-/off-time at two-level turn-off operation**


The 1ED020I12-BT driver requires minimal on and off time for proper operation in the application.



**Figure 10 Short switch-on pulses**


Minimal on time must be greater than the adjustable two level plateau time  $t_{TLSET}$ , shorter on times will be suppressed by generating of the plateau time. Due to the short on time, the voltage at *TLSET* pin does not reach the comparator threshold; therefore the driver does not turn on.

### 3 Functional description



**Figure 11 Short switch-off pulses**

A similar principle takes place for off time. Minimal off time must be greater than  $t_{TLSET}$ ; shorter off times will be suppressed, which means *OUT* stays on.



**Figure 12 Short switch-off pulses and ringing suppression**

A two level turn off plateau cannot be shortened by the driver. If the driver has entered the turn off sequence it cannot switch off due to the fact, that the driver has already entered the shut off mode. But if the driver input signal is turned on again, it will leave the lower level after  $t_{TLSET}$  time by switching *OUT* to high.

## 3.7 External protection features

### 3.7.1 Desaturation protection

A desaturation protection ensures the protection of the IGBT at short circuit.

When the DESAT voltage goes up and reaches 9 V, the output is driven low. Further, the */FLT* output is activated after DESAT to fault-off delay, please refer to [Figure 15](#). An off command at *IN* during DESAT to fault-off delay is erasing the fault status. A programmable blanking time is used to allow enough time for IGBT saturation. Blanking time is provided by a highly precise internal current source and an external capacitor.

### 3.7.2 Active Miller clamp

In a half bridge configuration the switched off IGBT tends to dynamically turn on during turn on phase of the opposite IGBT. A Miller clamp allows sinking the Miller current across a low impedance path in this high  $dV/dt$  situation. Therefore in many applications, the use of a negative supply voltage can be avoided. During turn-off, the gate voltage is monitored and the clamp output is activated when the gate voltage goes below typical 2 V (related to *VEE2*). The clamp is designed for a Miller current up to 2 A.

### 3.7.3 Short circuit clamping

During short circuit the IGBTs gate voltage tends to rise because of the feedback via the Miller capacitance. An additional protection circuit connected to *OUT* and *CLAMP* limits this voltage to a value slightly higher than the supply voltage. A current of maximum 500 mA for 10  $\mu$ s may be fed back to the supply through one of this paths. If higher currents are expected or a tighter clamping is desired external Schottky diodes may be added.

## 4 Electrical parameters

### 3.8 /RST reset

The reset input has two functions.

- /RST is in charge of setting back the /FLT output. If /RST is low longer than a given time, /FLT will be cleared at the rising edge of /RST, refer to [Figure 15](#); otherwise, it will remain unchanged
- /RST works as enable/shutdown of the input logic, refer to [Figure 14](#)

## 4 Electrical parameters

### 4.1 Absolute maximum ratings

*Note:* Absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. Unless otherwise noted all parameters refer to GND1.

**Table 3 Absolute maximum ratings**

Parameter	Symbol	Values		Unit	Note / Test condition
		Min.	Max.		
Positive power supply output side	$V_{VCC2}$	-0.3	20	V	1)
Negative power supply output side	$V_{VEE2}$	-12	0.3	V	1)
Maximum power supply voltage output side ( $V_{VCC2} - V_{VEE2}$ )	$V_{max2}$	-	28	V	-
Gate driver output	$V_{OUT}$	$V_{VEE2}-0.3$	$V_{VCC2}+0.3$	V	-
Gate driver high output maximum current	$I_{OUT}$	-	2.4	A	$t = 2 \mu s$
Gate & clamp driver low output maximum current	$I_{OUT}$	-	2.4	A	$t = 2 \mu s$
Maximum short circuit clamping time	$t_{CLP}$	-	10	$\mu s$	$I_{CLAMP/OUT} = 500 \text{ mA}$
Positive power supply input side	$V_{VCC1}$	-0.3	6.5	V	-
Logic input voltages ( $IN+$ , $IN-$ , /RST)	$V_{LogicIN}$	-0.3	6.5	V	-
Opendrain Logic output voltage (/FLT)	$V_{/FLT}$	-0.3	6.5	V	-
Opendrain Logic output voltage (RDY)	$V_{RDY}$	-0.3	6.5	V	-
Opendrain Logic output current (/FLT)	$I_{/FLT}$	-	10	mA	-
Opendrain Logic output current (RDY)	$I_{RDY}$	-	10	mA	-
Pin DESAT voltage	$V_{DESAT}$	-0.3	$V_{VCC2} + 0.3$	V	1)
Pin CLAMP voltage	$V_{CLAMP}$	-0.3	$V_{VCC2} + 0.3$ 2)	V	3)
Input to output isolation voltage (GND2)	$V_{offset}$	-1200	1200	V	
Junction temperature	$T_J$	-40	150	°C	-

1 With respect to GND2.

2 May be exceeded during short circuit clamping.

3 With respect to VEE2.

## 4 Electrical parameters

**Table 3 Absolute maximum ratings (continued)**

Parameter	Symbol	Values		Unit	Note / Test condition
		Min.	Max.		
Storage temperature	$T_S$	-55	150	°C	–
Power dissipation, per input part	$P_{D,IN}$	–	100	mW	<sup>4)</sup> @ $T_A = 25^\circ\text{C}$
Power dissipation, at output side	$P_{D,OUT}$	–	700	mW	<sup>4)</sup> @ $T_A = 25^\circ\text{C}$
Thermal resistance (input side)	$R_{thJA,IN}$	–	160	K/W	<sup>4)</sup> @ $T_A = 25^\circ\text{C}$
Thermal resistance (output side)	$R_{thJA,OUT}$	–	125	K/W	<sup>4)</sup> @ $T_A = 25^\circ\text{C}$
ESD capability	$V_{ESD,HBM}$	–	1.5	kV	Human Body Model <sup>5)</sup>

### 4.2 Operating parameters

Note: Within the operating range the IC operates as described in the functional description. Unless otherwise noted all parameters refer to GND1.

**Table 4 Operating parameters**

Parameter	Symbol	Values		Unit	Note / Test condition
		Min.	Max.		
Positive power supply output side	$V_{VCC2}$	13	20	V	<sup>6)</sup>
Negative power supply output side	$V_{VEE2}$	-12	0	V	<sup>6)</sup>
Maximum power supply voltage output side ( $V_{VCC2} - V_{VEE2}$ )	$V_{max2}$	–	28	V	–
Positive power supply input side	$V_{VCC1}$	4.5	5.5	V	–
Logic input voltages ( $IN+$ , $IN-$ , $RST$ )	$V_{LogicIN}$	-0.3	5.5	V	–
Pin CLAMP voltage	$V_{CLAMP}$	$V_{VEE2}-0.3$	$V_{VCC2}$ <sup>7)</sup>	V	–
Pin DESAT voltage	$V_{DESAT}$	-0.3	$V_{VCC2}$	V	<sup>6)</sup>
Pin TLSET voltage	$V_{TLSET}$	-0.3	$V_{VCC2}$	V	<sup>6)</sup>
Ambient temperature	$T_A$	-40	105	°C	–
Common mode transient immunity <sup>8)</sup>	$ dV_{ISO}/dt $	–	50	kV/ $\mu\text{s}$	@ 500 V

### 4.3 Recommended operating parameters

<sup>4</sup> Output IC power dissipation is derated linearly at 10 mW/°C above 62°C. Input IC power dissipation does not require derating. See **Figure 18** for reference layouts for these thermal data. Thermal performance may change significantly with layout and heat dissipation of components in close proximity.

<sup>5</sup> According to EIA/JESD22-A114-B (discharging a 100 pF capacitor through a 1.5 k $\Omega$  series resistor).

<sup>6</sup> With respect to GND2.

<sup>7</sup> May be exceeded during short circuit clamping.

<sup>8</sup> The parameter is not subject to production test - verified by design/characterization

---

#### 4 Electrical parameters

Note: Unless otherwise noted all parameters refer to GND1.

**Table 5 Recommended operating parameters**

Parameter	Symbol	Value	Unit	Note / Test condition
Positive power supply output side	$V_{VCC2}$	15	V	9)
Negative power supply output side	$V_{VEE2}$	-8	V	9)
Positive power supply input side	$V_{VCC1}$	5	V	–

---

<sup>9</sup> With respect to GND2.

## 4 Electrical parameters

### 4.4 Electrical characteristics

*Note:* The electrical characteristics include the spread of values in supply voltages, load and junction temperatures given below. Typical values represent the median values at  $T_A = 25^\circ\text{C}$ . Unless otherwise noted all voltages are given with respect to their respective GND (GND1 for pins 9 to 16, GND2 for pins 1 to 8).

#### 4.4.1 Voltage supply

**Table 6** Voltage supply

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
UVLO threshold input chip	$V_{UVLOH1}$	–	4.1	4.3	V	–
	$V_{UVLOL1}$	3.5	3.8	–	V	–
UVLO hysteresis input chip ( $V_{UVLOH1} - V_{UVLOL1}$ )	$V_{HYS1}$	0.15	–	–	V	–
UVLO threshold output chip	$V_{UVLOH2}$	–	12.0	12.6	V	–
	$V_{UVLOL2}$	10.4	11.0	–	V	–
UVLO hysteresis output chip ( $V_{UVLOH2} - V_{UVLOL2}$ )	$V_{HYS2}$	0.7	0.9	–	V	–
Quiescent current input chip	$I_{Q1}$	–	7	9	mA	$V_{CC1} = 5\text{ V}$ $IN+ = \text{High}$ , $IN- = \text{Low}$ $\Rightarrow OUT = \text{High}$ , $RDY = \text{High}$ , $/FLT = \text{High}$
Quiescent current output chip	$I_{Q2}$	–	4	6	mA	$V_{CC2} = 15\text{ V}$ $V_{VEE2} = -8\text{ V}$ $IN+ = \text{High}$ , $IN- = \text{Low}$ $\Rightarrow OUT = \text{High}$ , $RDY = \text{High}$ , $/FLT = \text{High}$



## 4 Electrical parameters

### 4.4.2 Logic input and output

**Table 7** Logic input and output

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
<i>IN+</i> , <i>IN-</i> , <i>/RST</i> low input voltage	$V_{IN+,L}$ , $V_{IN-,L}$ , $V_{/RST,L}$	–	–	1.5	V	–
<i>IN+</i> , <i>IN-</i> , <i>/RST</i> high input voltage	$V_{IN+,H}$ , $V_{IN-,H}$ , $V_{/RST,H}$	3.5	–	–	V	–
<i>IN-</i> , <i>/RST</i> input current	$I_{IN-}$ , $I_{/RST}$	-400	-100	–	μA	$V_{IN-} = GND1$ $V_{/RST} = GND1$
<i>IN+</i> input current	$I_{IN+}$	–	100	400	μA	$V_{IN+} = VCC1$
<i>RDY</i> , <i>/FLT</i> pull-up current	$I_{P,RDY}$ , $I_{P,/FLT}$	-400	-100	–	μA	$V_{RDY} = GND1$ $V_{/FLT} = GND1$
Input pulse suppression <i>IN+</i> , <i>IN-</i>	$t_{MININ+}$ , $t_{MININ-}$	30	40	–	ns	–
Input pulse suppression <i>/RST</i> for enable/shutdown	$t_{MINRST}$	30	40	–	ns	–
Pulse width <i>/RST</i> for resetting <i>/FLT</i>	$t_{/RST}$	800	–	–	ns	–
<i>/FLT</i> low voltage	$V_{/FLT,L}$	–	–	300	mV	$I_{SINK,/FLT} = 5 \text{ mA}$
<i>RDY</i> low voltage	$V_{RDY,L}$	–	–	300	mV	$I_{SINK,RDY} = 5 \text{ mA}$

## 4 Electrical parameters

### 4.4.3 Gate driver

**Table 8 Gate driver**

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
High level output voltage	$V_{\text{OUTH1}}$	$V_{\text{CC2}} - 1.2$	$V_{\text{CC2}} - 0.8$	–	V	$I_{\text{OUTH}} = -20 \text{ mA}$
	$V_{\text{OUTH2}}$	$V_{\text{CC2}} - 2.5$	$V_{\text{CC2}} - 2.0$	–	V	$I_{\text{OUTH}} = -200 \text{ mA}$
	$V_{\text{OUTH3}}$	$V_{\text{CC2}} - 9$	$V_{\text{CC2}} - 5$	–	V	$I_{\text{OUTH}} = -1 \text{ A}$
	$V_{\text{OUTH4}}$		$V_{\text{CC2}} - 10$	–	V	$I_{\text{OUTH}} = -2 \text{ A}$
High level output peak current	$I_{\text{OUTH}}$	-1.5	-2.0	–	A	$I_{\text{N+}} = \text{High}$ , $I_{\text{N-}} = \text{Low}$ ; $\text{OUT} = \text{High}$
Low level output voltage	$V_{\text{OUTL1}}$	–	$V_{\text{VEE2}} + 0.04$	$V_{\text{VEE2}} + 0.09$	V	$I_{\text{OUTL}} = 20 \text{ mA}$
	$V_{\text{OUTL2}}$	–	$V_{\text{VEE2}} + 0.3$	$V_{\text{VEE2}} + 0.85$	V	$I_{\text{OUTL}} = 200 \text{ mA}$
	$V_{\text{OUTL3}}$	–	$V_{\text{VEE2}} + 2.1$	$V_{\text{VEE2}} + 5$	V	$I_{\text{OUTL}} = 1 \text{ A}$
	$V_{\text{OUTL4}}$	–	$V_{\text{VEE2}} + 7$	–	V	$I_{\text{OUTL}} = 2 \text{ A}$
Low level output peak current	$I_{\text{OUTL}}$	1.5	2.0	–	A	$I_{\text{N+}} = \text{Low}$ , $I_{\text{N-}} = \text{Low}$ ; $\text{OUT} = \text{Low}$ , $V_{\text{CC2}} = 15 \text{ V}$ , $V_{\text{VEE2}} = -8 \text{ V}$

### 4.4.4 Active Miller clamp

**Table 9 Active Miller clamp**

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Low level clamp voltage	$V_{\text{CLAMPL1}}$	–	$V_{\text{VEE2}} + 0.03$	$V_{\text{VEE2}} + 0.08$	V	$I_{\text{OUTL}} = 20 \text{ mA}$
	$V_{\text{CLAMPL2}}$	–	$V_{\text{VEE2}} + 0.3$	$V_{\text{VEE2}} + 0.8$	V	$I_{\text{OUTL}} = 200 \text{ mA}$
	$V_{\text{CLAMPL3}}$	–	$V_{\text{VEE2}} + 1.9$	$V_{\text{VEE2}} + 4.8$	V	$I_{\text{OUTL}} = 1 \text{ A}$
Low level clamp current	$I_{\text{CLAMPL}}$	2	–	–	A	<sup>10)</sup>
Clamp threshold voltage	$V_{\text{CLAMP}}$	1.6	2.1	2.4	V	Related to $V_{\text{EE2}}$

<sup>10)</sup> The parameter is not subject to production test - verified by design/characterization

## 4 Electrical parameters

### 4.4.5 Short circuit clamping

**Table 10** Short circuit clamping

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Clamping voltage (OUT) ( $V_{OUT} - V_{VCC2}$ )	$V_{CLPout}$	-	0.8	1.3	V	$IN+ = High,$ $IN- = Low,$ $OUT = High$ $I_{OUT} = 500\text{ mA}$ pulse test, $t_{CLPmax} = 10\ \mu s$ )
Clamping voltage (CLAMP) ( $V_{VCLAMP} - V_{VCC2}$ )	$V_{CLPclamp}$	-	1.3	-	V	$IN+ = High,$ $IN- = Low,$ $OUT = High$ $I_{CLAMP} = 500\text{ mA}$ (pulse test, $t_{CLPmax} = 10\ \mu s$ )
Clamping voltage (CLAMP)	$V_{CLPclamp}$	-	0.7	1.1	V	$IN+ = High,$ $IN- = Low,$ $OUT = High$ $I_{CLAMP} = 20\text{ mA}$

### 4.4.6 Dynamic characteristics

Dynamic characteristics are measured with  $V_{VCC1} = 5\text{ V}$ ,  $V_{VCC2} = 15\text{ V}$  and  $V_{VEE2} = -8\text{ V}$ .

**Table 11** Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Input $IN+$ , $IN-$ to output propagation delay ON and OFF	$t_{PDON}, t_{PDOFF}$	1.5	1.75	2.0	$\mu s$	$C_{TLSET} = 0$ $T_A = 25^\circ C$
Input $IN+$ , $IN-$ to output propagation delay distortion ( $t_{PDOFF} - t_{PDON}$ )	$t_{PDISTO}$	-40	-10	20	ns	
$IN+$ , $IN-$ input to output propagation delay ON variation due to temp	$t_{PDON,t}$	-	-	200	ns	<sup>11)</sup> $C_{TLSET} = 0$
$IN+$ , $IN-$ input to output propagation delay OFF variation due to temp	$t_{PDOFF,t}$	-	-	230	ns	<sup>11)</sup> $C_{TLSET} = 0$

<sup>11</sup> The parameter is not subject to production test - verified by design/characterization

#### 4 Electrical parameters

**Table 11** Dynamic characteristics (continued)

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
$I/N+$ , $I/N-$ input to output propagation delay distortion variation due to temp ( $t_{PDOFF}-t_{PDON}$ )	$t_{PDISTO,t}$	-	-	25	ns	<sup>11)</sup> $C_{TLSET} = 0$
Rise time	$t_{RISE}$	10	30	60	ns	$C_{LOAD} = 1\text{ nF}$ $V_L 10\%$ , $V_H 90\%$
		150	400	800	ns	$C_{LOAD} = 34\text{ nF}$ $V_L 10\%$ , $V_H 90\%$
Fall time	$t_{FALL}$	10	20	40	ns	$C_{LOAD} = 1\text{ nF}$ $V_L 10\%$ , $V_H 90\%$
		100	250	500	ns	$C_{LOAD} = 34\text{ nF}$ $V_L 10\%$ , $V_H 90\%$

#### 4.4.7 Desaturation protection

**Table 12** Desaturation protection

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Blanking capacitor charge current	$I_{DESATC}$	450	500	550	$\mu\text{A}$	$V_{VCC2} = 15\text{ V}$ , $V_{VEE2} = -8\text{ V}$ $V_{DESAT} = 2\text{ V}$
Blanking capacitor discharge current	$I_{DESATD}$	11	15	-	mA	$V_{VCC2} = 15\text{ V}$ , $V_{VEE2} = -8\text{ V}$ $V_{DESAT} = 6\text{ V}$
Desaturation reference level	$V_{DESAT}$	8.5	9	9.5	V	$V_{VCC2} = 15\text{ V}$
Desaturation sense to $OUT$ low delay	$t_{DESATOUT}$	-	250	320	ns	$V_{OUT} = 90\%$ $C_{LOAD} = 1\text{ nF}$
Desaturation sense to $/FLT$ low delay	$t_{DESATFLT}$	-	-	2.25	$\mu\text{s}$	$V_{/FLT} = 10\%$ ; $I_{/FLT} = 5\text{ mA}$

<sup>11</sup> The parameter is not subject to production test - verified by design/characterization

---

#### 4 Electrical parameters

**Table 12** Desaturation protection (continued)

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Desaturation low voltage	$V_{DESATL}$	40	70	110	mV	$IN+ = \text{low}, IN- = \text{low},$ $OUT = \text{low}$

## 4 Electrical parameters

### 4.4.8 Active shut-down

**Table 13 Active shut-down**

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
Active shut-down voltage	$V_{ACTSD}$ <sup>12)</sup>	–	–	2.0	V	$I_{OUT} = -200\text{ mA}$ , $V_{VCC2}$ open

### 4.4.9 Two-level turn-off

**Table 14 Two-level turn-off**

Parameter	Symbol	Values			Unit	Note / Test condition
		Min.	Typ.	Max.		
External reference voltage range (Zener-Diode)	$V_{ZDIODE}$	7.5	–	$V_{CC2}-0.5$	V	–
Reference voltage for setting two-level delay time	$V_{TLSET}$	6.6	7	7.3	V	–
Current for setting two-level delay time and external reference voltage (Zener-Diode)	$I_{TLSET}$	420	500	550	$\mu\text{A}$	$V_{TLSET} = 10\text{ V}$
External capacitance range	$C_{TLSET}$	0	–	220	pF	–

<sup>12)</sup> With reference to  $VEE2$

## 5 Insulation characteristics

### 5 Insulation characteristics

Insulation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application. Surface mount classification is class A in accordance with CECC00802.

This coupler is suitable for rated insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

#### 5.1 Tested according to VDE 0884-10 (Standard expired on Dec. 31, 2019)

Since the standard has expired on December 31, 2019, the product and its testing has not been changed.

**Table 15** According to VDE 0884-10 (Standard expired on Dec. 31, 2019)

Description	Symbol	Characteristic	Unit
Installation classification per EN 60664-1, Table 1 for rated mains voltage $\leq 150$ V (rms) for rated mains voltage $\leq 300$ V (rms) for rated mains voltage $\leq 600$ V (rms)		I-IV I-III I-II	–
Climatic classification (IEC68-1)		40/105/21	–
Pollution degree (EN 60664-1)		2	–
Minimum external clearance	CLR	8.12	mm
Minimum external creepage	CPG	8.24	mm
Minimum comparative tracking index	CTI	175	–
Maximum repetitive insulation voltage	$V_{IORM}$	1420	V (pk)
Input to output test voltage, method b <sup>13)</sup> $V_{IORM} * 1.875 = V_{PR}$ , 100% production test with $t_m = 1$ sec, partial discharge $< 5$ pC	$V_{PR}$	2663	V (pk)
Input to output test voltage, method a <sup>13)</sup> $V_{IORM} * 1.6 = V_{PR}$ , 100% production test with $t_m = 60$ sec, partial discharge $< 5$ pC	$V_{PR}$	2272	V (pk)
Highest allowable overvoltage	$V_{IOTM}$	6000	V (pk)
Maximum surge insulation voltage	$V_{IOSM}$	6000	V
Insulation resistance at $T_S$ , $V_{IO} = 500$ V	$R_{IO}$	$> 10^9$	$\Omega$

#### 5.2 Recognized under UL 1577 (File E311313)


**Table 16** Recognized under UL 1577

Description	Symbol	Characteristic	Unit
Insulation withstand voltage / 1 min	$V_{ISO}$	3750	V (rms)
Insulation test voltage / 1 s	$V_{ISO,test}$	4500	V (rms)


<sup>13</sup> Refer to VDE 0884 for a detailed description of Method a and Method b partial discharge test profiles.

6 Timing diagrams


6 Timing diagrams



**Figure 13** Propagation delay, rise and fall time




**Figure 14** Typical switching behavior



**Figure 15** DESAT switch-off behavior




**6 Timing diagrams**



**Figure 16**      **UVLO behavior**

**7 Package outline**

**7 Package outline**




**Figure 17 PG-DSO-16-15 300 mil body**

**8 Application notes**

**8.1 Reference layout for thermal data**

The PCB layout shown in [Figure 18](#) represents the reference layout used for the thermal characterization. Pins 9 and 16 (*GND1*) and pins 1 and 8 (*VEE2*) require ground plane connections for achieving maximum power dissipation. The 1ED020I12-BT is conceived to dissipate most of the heat generated through this pins.

**Revision history**



**Figure 18** Reference layout for thermal data (Copper thickness 102 µm)

**8.2 Printed circuit board guidelines**

Following factors should be taken into account for an optimum PCB layout.

- Sufficient spacing should be kept between high voltage isolated side and low voltage side circuits.
- The same minimum distance between two adjacent high-side isolated parts of the PCB should be maintained to increase the effective isolation and reduce parasitic coupling.
- In order to ensure low supply ripple and clean switching signals, bypass capacitor trace lengths should be kept as short as possible.
- Lowest trace length for *VEE2* to *GND2* decoupling could be achieved with capacitor closed to pins 1 and 3.

**Revision history**

Document version	Date of release	Description of changes
v2.1	2020-01-01	<ul style="list-style-type: none"> <li>• Update to new template</li> <li>• Editorial changes to headlines, descriptions and figures</li> <li>• Update to VDE 0884-10 expiration date, product and testing have not been changed</li> </ul>
v2.0	2012-07-31	<ul style="list-style-type: none"> <li>• first data sheet release</li> </ul>

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2020-01-01**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2020 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any**  
**aspect of this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**IFX-sjq1576063276734**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Gate Drivers](#) category:*

*Click to view products by [Infineon](#) manufacturer:*

Other Similar products are found below :

[00053P0231](#) [56956](#) [57.404.7355.5](#) [LT4936](#) [57.904.0755.0](#) [5882900001](#) [00600P0005](#) [00-9050-LRPP](#) [00-9090-RDPP](#) [5951900000](#) [01-1003W-10/32-15](#) [0131700000](#) [00-2240](#) [LTP70N06](#) [LVP640](#) [5J0-1000LG-SIL](#) [LY1D-2-5S-AC120](#) [LY2-US-AC240](#) [LY3-UA-DC24](#) [00576P0020](#) [00600P0010](#) [LZN4-UA-DC12](#) [LZNQ2M-US-DC5](#) [LZNQ2-US-DC12](#) [LZP40N10](#) [00-8196-RDPP](#) [00-8274-RDPP](#) [00-8275-RDNP](#) [00-8722-RDPP](#) [00-8728-WHPP](#) [00-8869-RDPP](#) [00-9051-RDPP](#) [00-9091-LRPP](#) [00-9291-RDPP](#) [0207100000](#) [0207400000](#) [01312](#) [0134220000](#) [60713816](#) [M15730061](#) [61161-90](#) [61278-0020](#) [6131-204-23149P](#) [6131-205-17149P](#) [6131-209-15149P](#) [6131-218-17149P](#) [6131-220-21149P](#) [6131-260-2358P](#) [6131-265-11149P](#) [CS1HCPU63](#)