## BTN8960 /62 /80 /82

High Current PN Half Bridge

## About this document

## Scope and purpose

This Application Note is intended to provide information and hints for a high current design, using PWM control with the NovalithIC ${ }^{\text {T" }}$ half-bridge family BTN89xy for the automotive environment.

Note: $\quad$ The following information is only given to help with the implementation of the device and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.


#### Abstract

This family contains one P-channel high-side MOSFET and one N -channel low-side MOSFET with an integrated driver IC in one package. The NovalithIC ${ }^{\text {m }}$ BTN89xy is the interface between the microcontroller and the motor, equipped with diagnostic and protection functions.




## Figure 1 Block Diagram BTN89xy

As both the high-side and low side switch are placed on one single leadframe this results in many system benefits: Resulting from the low distance between the high-side MOSFET and the low-side MOSFETthe stray inductance between them is minimal thus minimizing negative voltage spikes at OUT during switching and improving EMC. As the voltage level of the leadframe is on the output of the half-bridge, only one single cooling area is required (on OUT potential) for the device, thus being used for both a high-side or low-side current switching. For a state of the art N-channel solution, usually two cooling areas are required, each for the highside and low-side MOSFET.

## Table of contents

Due to the p-channel highside switch the need for a charge pump is eliminated thus minimizing EMI. Interfacing to a microcontroller is made easily by the integrated driver IC which features logic level inputs, diagnosis with current sense, slew rate adjustment, dead time generation and protection against overtemperature, undervoltage, overcurrent and short circuit.

## Table of contents

About this document ..... 1
Table of contents ..... 2
1 Motor Configurations ..... 5
1.1 Half-bridge configuration for mono-directional motor control ..... 5
1.2 H -Bridge configuration for bidirectional motor control ..... 6
2 Parasitic Inductance ..... 7
2.1 Measuring signals at NovalithIC ${ }^{\text {TM }}$ ..... 7
3 Design Guideline ..... 9
3.1 Schematic and layout design rules ..... 9
3.2 DC-link capacitor ..... 11
3.2.1 Calculation of the DC-link capacitor and Pi-filter ..... 11
3.2.2 Undervoltage toggling ..... 13
3.3 Ground references ..... 15
3.4 Driving inductive loads over long wires ..... 16
3.4.1 PWM operation ..... 16
3.4.2 Current sense ..... 17
3.5 Reverse polarity protection ..... 17
3.6 Cooling ..... 17
4 Current Sense Improvement ..... 19
4.1 Characteristic of the $\mathrm{dk}_{\text {IIIS }}$ ..... 19
4.1.1 Supply voltage dependency of $\mathrm{dk}_{\text {ILIS }}$ ..... 19
4.1.2 Life time drift ..... 20
4.1.3 Temperature drift of the $\mathrm{dk}_{\text {ILIS }}$ ..... 20
4.1.4 Temperature drift of the $\mathrm{dk}_{\text {ILIS }}$ including aging ..... 27
4.2 Offset compensation ..... 28
4.3 Device specific $\mathrm{dk}_{\text {ILIS }}$ ..... 29
4.4 Device fine $\mathrm{dk}_{\text {ILIS }}$ and temperature compensation ..... 30
4.4.1 An example of the $I_{I S}$ failure with a rough temperature estimation ..... 31
4.5 IS-pin current sensing and fault detection ..... 31
4.5.1 Current sensing concepts in applications ..... 31
4.5.1.1 BTN89xy - advanced current sense and fault diagnosis ..... 32
4.5.1.2 BTN79xy current sense limitations ..... 33
4.5.2 Fault detection ..... 34
4.5.2.1 Temperature drift of the IS-pin's current in fault condition $I_{\text {IS(lim) }}$ ..... 40

## Table of contents

4.5.2.2 Failure detection flow chart ..... 42
4.5.2.3 Lowpass filtered current sense signal ..... 43
5 Switching Timing ..... 46
5.1 BTN8982TA Switching Time Dependency on Slew Rate Resistance ..... 48
5.1.1 Timing behavior for rising edge on high-side switch ..... 48
5.1.2 Timing behavior for falling edge on high-side switch ..... 50
5.1.3 Timing behavior for rising edge on low-side switch ..... 51
5.1.4 Timing behavior for falling edge on low-side switch ..... 53
5.2 BTN8962TA Switching Time Dependency on Slew Rate Resistance ..... 55
5.2.1 Timing behavior for rising edge on high-side switch ..... 55
5.2.2 Timing behavior for falling edge on high-side switch ..... 57
5.2.3 Timing behavior for rising edge on low-side switch ..... 58
5.2.4 Timing behavior for falling edge on low-side switch ..... 60
5.3 Error of total delay time ..... 62
5.4 Delay time calibration ..... 64
5.4.1 Output voltage based calibration ..... 64
5.4.2 Current sense based calibration ..... 65
5.5 ADC Timing for current measurement ..... 67
5.5.1 Current sense ADC timing ..... 67
5.5.2 Offset current calibration ADC timing ..... 69
5.6 Allowed PWM setup for current sense ADC measurements ..... 70
5.6.1 BTN8962TA ..... 71
5.6.2 BTN8982TA ..... 72
5.6.3 Example calculation ..... 73
5.7 Output duty cycle relationships ..... 75
5.7.1 The device specific spread of the output duty cycle ..... 76
5.7.2 Output duty cycle improvement methods ..... 77
6 Power Dissipation ..... 79
6.1 Power dissipation of the control chip (top chip) ..... 79
6.2 Conduction power dissipation ..... 79
6.3 Power dissipation due to switching ..... 80
6.4 Entire power dissipation of the MOSFETs ..... 81
6.4.1 PWM control and the duty cycle constraints ..... 82
6.4.2 Entire power dissipation in the actuator MOSFET ..... 82
6.4.3 Entire power dissipation in the freewheeling MOSFET ..... 82
6.5 Entire power dissipation in the NovalithIC ${ }^{\text {TM }}$ ..... 83
6.6 Simplifications ..... 83
7 Thermal Performance ..... 85
$7.1 \quad$ Zth simulation results ..... 86
7.2 Thermal RC-network ..... 87
7.2.1 Parameters for BTN8960/62 ..... 89

## Table of contents

7.2.2 Parameters for BTN8980/82 ..... 90
Revision History ..... 93
Disclaimer ..... 94

## Motor Configurations

## 1

## Motor Configurations

Electrical motors are built with various architectures. Mechanically commutated motors with brushes, so called DC motors or electrically commutated motors, so called BLDC motors (BrushLess DC motors). Due to the flexibility of the half-bridge concept, the NovalithIC ${ }^{\text {™ }}$ family can support all of them.
Using NovalithIC ${ }^{\text {Tw }}$ controlling a DC-motor has the following advantages:

- Extremely low parasitic inductances between high-side and low-side MOSFET.
- Optimized switching performance of the MOSFET's to reduce power losses and EMC emission.
- Driving the motor with PWM for torque and speed control.
- Integrated freewheeling transistor.
- Integrated current measurement.
- Integrated diagnosis and protection.
- Microcontroller compatible input pins.
- Small and PCB-area saving package.


### 1.1 Half-bridge configuration for mono-directional motor control

Figure 2 shows the design of a mono-directional motor control with NovalithIC". In most cases, the motor is connected between "OUT" and "GND". This is because the chassis of a car is "GND", and therefore a short to "GND" is much more probable than a short to " $V_{s}$ ". For this reason it is statistically safer with a motor connected to "GND", because if a short occurs in this case, the motor is not running.
Generally, it is also possible to use the NovalithIC"' to drive the motor between "OUT" and "V.". The inverted "IN" signal must be respected.


Figure 2 Application circuit for a monodirectional motor with BTN8962/82

## Motor Configurations

## 1.2

## H -Bridge configuration for bidirectional motor control

With the NovalithIC"'family, it is easy to build an H-bridge for bidirectional DC motor control by simply combining two devices in H -bridge configuration, as it is shown in Figure 3.


Figure 3 Application circuit for a bidirectional motor with BTN8962/82 H-bridge

## Parasitic Inductance

## 2 <br> Parasitic Inductance

In high-current applications, which the NovalithıC"'family is designed for, special care must be taken for parasitic inductors. The same is valid in case of very high frequencies, which are interesting with regard to EMC considerations.
Each kind of wire in the application is an inductor, e.g. PCB wires, bond wires, etc. The wire inductance can be estimated with

- 1 mm PCB wire length approximately 1.2 nH
- 1 PCB via approximately 1 nH

The voltage drop of a wire can be calculated in the following way:

$$
U_{L}=L \cdot \frac{\mathrm{~d} l}{\mathrm{~d} t}
$$

## Equation 1

As can be seen from this equation, care must be taken with the parasitic wire inductors with increasing current and decreasing switching time. The NovalithıC'" is designed to switch high currents very quickly. This means in applications with NovalithIC"', the parasitic inductors are relevant and special care must be taken.

### 2.1 Measuring signals at NovalithIC ${ }^{\text {TM }}$

The parasitic inductance also has an influence on the measurement results. To measure the true signals at the Novalithic ${ }^{\text {m }}$ it is mandatory to position the measurement probes directly at the device, as it is shown in Figure 4. The probe is connected directly to the $V_{s}$-pin of the NovalithIC ${ }^{\text {t" }}$ and the reference signal directly to the GND-pin of the device.


Figure 4 Measuring $V_{s}$ with Probe and Reference Directly Connected to Novalithic ${ }^{\text {TM }}$
Doing so enables to monitoring of the NovalithlC" supply voltage when high currents are switched. For example when a short-circuit current is switched, this is the only possibility for measurement if the DC-link capacitor is sufficient to keep the supply voltage above the undervoltage detection threshold (also see Chapter 3.2).

## Design Guideline

## 3 <br> Design Guideline

For a safe and sufficient motor control design, discrete components are needed. Some of them must be dedicated to the motor application and some to the NovalithıC ${ }^{\text {"' }}$.

## $3.1 \quad$ Schematic and layout design rules

Figure 5 and Figure 6 show an example of a schematic plus a corresponding layout for a half-bridge motor control with NovalithIC ${ }^{\text {™ }}$.
The best performance in terms of parasitic inductance and EMC can be reached with a GND plane, which we strongly recommend be used.


Figure 5 Example of a half-bridge schematic with NovalithIC ${ }^{\text {TM }}$
Important design and layout rules:
The basis for the following items is the parasitic inductance of electrical wires, as described in Chapter 2.

- C10, so called DC-link capacitor: This electrolytic capacitor is required to keep the voltage ripple at the $V_{S^{-}}$ pin of the NovalithIC" low during switching operation (the measurement procedure for the supply voltage is described in Chapter 2.1). It is strongly recommended that the voltage ripple at the NovalithıC"' $V_{s}$-pin to GND-pin be kept below 1 V peak-to-peak. The value of C10 must be aligned accordingly. See Equation 10. Most electrolytic capacitors are less effective at cold temperatures. It must be assured that C10 is also effective under the worst case conditions of the application. The layout is very important. As shown in Figure 6, the capacitor C10 must be positioned with very short wiring at the NovalithIC"'. This must be done to keep the parasitic inductors of the PCB-wires as small as possible.
- C9: This ceramic capacitor supports C10 to keep the supply voltage ripple low and covers the fast transients between the $V_{s}$-pin and the GND-pin. The value of this ceramic capacitor must be chosen so that fast $V_{\text {s }}$ ripple at the NovalithıC ${ }^{\text {m" }}$ does not exceed 1 V peak-to-peak. The layout wiring for C 9 must be shorter than for C10 to the NovalithıC ${ }^{\text {m" }}$ to keep the parasitic PCB-wire inductance as small as possible. In addition the parasitic inductance could be kept low by placing at least two vias for the connection to the GND-layer.
- C_O2V: This ceramic capacitor is important for EMI in order to avoid entering electromagnetic disturbances into the NovalithIC"' as much as possible. Good results have been achieved with a value of 220 nF . In terms of layout, it is important to place this capacitor between "OUT" and " $V_{s}$ " without significant additional wiring from $\mathrm{C} \_\mathrm{O} 2 \mathrm{~V}$ to the $\mathrm{V}_{5}$ and OUT-line.
- C_OUT: This ceramic capacitor helps improve the EMI and the ESD performance of the application. Good results have been achieved with a value of 220 nF . To keep the RF and ESD out of the board, the capacitor is most effective when positioned directly on the board connector. In addition, the parasitic inductance could be kept low by placing at least two vias for the connection to the GND-layer.
- C1: This ceramic capacitor helps to improve the EMI and the ESD performance. In combination with L1 and C10 plus C9 a Pi-filter improves the electromagnetic emission on the $V_{s}$-line. Layout rules are the same as for C_OUT.


## Design Guideline



Figure 6 Example of an half-bridge layout with NovalithIC ${ }^{\text {TM }}$ (not true to scale)
Other components:

- T1, D1 and R3: Reverse polarity protection. See Chapter 3.5.
- R11: Slew rate resistor according to data sheet.
- C2: Stabilization for slew rate resistor (R11).
- R12: Resistor to generate a current sensing voltage from the IS current.


## Design Guideline

- C_IS: Ceramic capacitor for EMI improvement. GND connection with at least two GND-vias. A good value is 1 nF . In case the current should be measured during the PWM-phase, this capacitor must be adapted to the ON-time inside the PWM-phase.
- $\quad R 1$ and R2: Device protection in case of $\mu C$ pins shorted to $V_{s}$.


### 3.2 DC-link capacitor

For the stability of the DC-link voltage a sufficient capacitor is mandatory (in Figure 2, Figure 3 and Figure 5 it is C 10 ). This is one of the most important component in a motor design with semiconductor switches.
The DC-link capacitor could be insufficient, because:

- The capacitor value is too small.
- The ESR of the capacitor is too high.
- When cold the capacitor value is too small.
- The distance between the DC-link capacitor and the NovalithIC ${ }^{T m}$ is too large.
- The wiring between the DC-link capacitor and the NovalithIC ${ }^{\text {m" }}$ is too long (see Chapter 2).

The value must be chosen carefully, taking the undervoltage toggling into account, which is described in Chapter 3.2.2.

### 3.2.1 Calculation of the DC-link capacitor and Pi-filter

As already mentioned in the design- and layout-rules of Figure 5 the voltage ripple at the NovalithIC ${ }^{\text {Tm }} V_{\mathrm{s}}-\mathrm{pin}$ must not exceed 1 V peak-to-peak. The necessary DC-link capacitor can be estimated in the following way: Motor control with PWM means for the DC-link voltage to provide energy pulses during the "ON-phase" of the PWM cycle. The DC-link pulses are shown in Figure 7.
This energy must be provided by the DC-link capacitor. This can generally be described with

$$
E=\frac{1}{2} \cdot C \cdot V^{2}=P \cdot T
$$

## Equation 2

$$
C=C_{D C-l i n k}
$$

## Equation 3

The voltage at the DC-link capacitor consists of the DC-part and the delta voltage from the supply ripple:

$$
V=V_{S, D C}+\Delta V_{S}
$$

## Equation 4

The total power in this system consists of the DC-power plus the power of the energy pulse ( $E_{\text {pulse }}$ ), which provides the energy to the motor during the ON-phase of the half bridge.

$$
P=P_{\mathrm{DC}}+\Delta \mathrm{P}
$$

## Equation 5

The maximum pulse length is determined by the PWM frequency, theoretically at a duty cycle of 100\%:

## Design Guideline

$$
T=T_{\text {pulse }}=T_{\text {PWM }}=\frac{1}{f_{\text {PWM }}}
$$

## Equation 6



Figure 7 PWM control (PWM = IN-pin-signal, $I_{M}=$ motor current and $V_{S}=V_{S}$-pin-voltage @ NovalithIC) Insertion of Equation 3 to Equation 6 into Equation 2

$$
E=\frac{1}{2} \cdot C_{\mathrm{DC}-\text { link }} \cdot\left(V_{S, \mathrm{DC}}+\Delta V_{S}\right)^{2}=\left(P_{\mathrm{DC}}+\Delta \mathrm{P}\right) \cdot T_{\mathrm{PWM}}
$$

## Equation 7

$$
\frac{1}{2} \cdot C_{\mathrm{DC}-\text { link }} \cdot\left(V_{S, \mathrm{DC}}^{2}+2 \cdot V_{S, D C} \cdot \Delta V_{S}+\Delta V_{S}^{2}\right)=P_{\mathrm{DC}} \cdot T_{\mathrm{PWM}}+\Delta \mathrm{P} \cdot T_{\mathrm{PWM}}
$$

## Equation 8



## Equation 9

Finally the equation to calculate the DC-link capacitor is:

## Design Guideline

$C_{D C-\text { link }} \geq \frac{\Delta P \cdot T_{P W M}}{v_{S, D C} \cdot \Delta V_{S}}$

## Equation 10

Based on Equation 2 and referring to the energy of on single pulse, as marked with $E_{\text {pulse }}\left(\approx \Delta \mathrm{P} \cdot T_{\mathrm{PWM}}\right)$ in Figure 7:

$$
\Delta \mathrm{P}=V_{S} \cdot I_{\text {nom }} \approx V_{S} \cdot\left(I_{\mathrm{OUT}, \min }+\frac{1}{2} \Delta I_{\mathrm{OUT}}\right)
$$

## Equation 11

The DC-link capacitor is primarily the energy buffer for the switching process of the PWM motor control. Secondly it is part of the Pi-filter. This means first the DC-link capacitor must be calculated according to Equation 10. Based on this, it is recommended that the second capacitor of the Pi-filter C1 be estimated with:

$$
C_{1}=\frac{1}{10} \cdot C_{D C-\text { link }}=\frac{1}{10} \cdot C_{10}
$$

## Equation 12

Generally the border frequency of the $L_{1}-C_{1}$-filter is determined with

$$
f_{g}=\frac{1}{2 \cdot \Pi \cdot \sqrt{L_{1} \cdot C_{1}}}
$$

## Equation 13

We recommend setting the border frequency $f_{\mathrm{g}}$ to half the value of the PWM -frequency $f_{\mathrm{PWm}}$.

$$
f_{g}=\frac{1}{2} \cdot f_{\mathrm{PWM}}=\frac{1}{2 \cdot \Pi \cdot \sqrt{L_{1} \cdot C_{1}}}
$$

## Equation 14

$L_{1}=\frac{1}{\Pi^{2} \cdot f_{\text {PWM }}{ }^{2} \cdot c_{1}}$

## Equation 15

## Summary

1. Calculate the DC-link capacitor with Equation 10.
2. Calculate the other capacitor of the Pi-filter with Equation 12.
3. Calculate the inductor of the Pi-filter with Equation 15.
4. Do not forget the important layout rules and how to measure the supply voltage correctly.

### 3.2.2 Undervoltage toggling

The power supply cable of most modules in a car are several meters long. The longer the supply cable is, the higher its parasitic inductance. In addition, most modules have a Pi-filter at the supply line with a inductor for EMC reasons. The sum of the supply line inductances have a significant influence on the $V_{\mathrm{s}}$-voltage. When switching the motor ON during a normal motor start or PWM control, with a insufficient DC-link capacitor the supply voltage drops below the undervoltage threshold and the NovalithIC ${ }^{\text {™ }}$ is switched to tristate. The supply

## Design Guideline

voltage recovers above the undervoltage threshold and the Novalithı ${ }^{\text {m" }}$ switches on again, again dropping below the undervoltage threshold ...
This effect can result in frequencies higher than 100 kHz , as is shown in Figure 8 . The device will be damaged by the power dissipation of the switching losses, which is faster than the reaction time of the over temperature shut down, because of the high switching frequency.
The undervoltage toggling will be worse if the OUT is shorted to GND.


Figure 8 Undervoltage toggling started by short to GND and enabled by an insufficient DC-link capacitor

With a sufficient DC-link capacitor the supply voltage drop is limited so as not to reach the undervoltage threshold, as is shown in Figure 9.
Both measurements in Figure 8 and Figure 9 are conducted with the Infineon "NovalithIC Demo Board V2.1" with BTN7933. The "ON-time" is limed to $100 \mu$ s by the IN-signal, as shown in Figure 9. Only the DC-link capacitor is switched between the two measurements.

BTN8960 /62 /80 /82
High Current PN Half Bridge

## Design Guideline



Figure 9 The sufficient DC-link capacitor avoided undervoltage -toggling in case of a short to GND

### 3.3 Ground references

Depending on the different functionalities, different ground references for each pin of the NovalithıC"' have to be considered, especially in high current applications, in which ground shifts might occur due to parasitic inductances and line resistantaces of the PCB.
Based on the example schematic in Figure 5, the different ground reference concepts are illustrated in Figure 10.

## Design Guideline



Figure 10 Simplified schematic illustrating the ground references for the signal ground (SGND) and power ground (PGND) of the NovalithIC ${ }^{\text {TM }}$

Design rules for the ground reference:

- IS-pin: The reference ground for the current sense and failure flag detection is ideally the Analog-to-Digital Converter's / Microcontroller's ground as the IS-pin is a current source. If this is implemented, the absolute maximum ratings shall be respected, also in the case of a ground shift between the Microcontroller's (signal-) ground and the device's ground (GND-pin). Thus it is recommended to connect R12 and C_IS to the signal ground (SGND) as shown in Figure 10 thus eliminating the influence of a ground shift.
- SR-pin: For the slew rate functionality the reference ground is the device's ground, the GND-pin. Thus R11 and C2 (in Figure 5 and Figure 10) should be placed close to the device and be connected directly to the device's ground with minimal wiring to prevent any influence of disturbance through ground shifts.
- IN/INH-pins: For the digital input pins IN and INH the internal ground reference is the GND-pin of the NovalithIC ${ }^{\text {TII }}$ thus it has to be obtained, that a ground shift between the Microcontroller's (signal-) ground, which is controlling the pins, and the device's ground (GND-pin) isn't influencing the switching behavior and the absolute maximum ratings are respected.


### 3.4 Driving inductive loads over long wires

Inductive loads have a lowpass filter characteristic, like a motor. Because of this, the wire from the NovalithIC ${ }^{\text {Tm }}$ OUT to the motor injects electromagnetic disturbances into the OUT-pin. This antenna effect increases as the length of the motor wire increases.

The definition of a long motor wire strongly depends on the application and the environment. To provide a general idea, wire lengths of approximately 20 cm and more are considered as "long wire". The motor wire should therefore be as short as possible.

### 3.4.1 PWM operation

In case of a long motor wire and PWM operation the electromagnetic emission (EME) increases with the wire length and with the switching speed (inversion of $t_{r(H S)}, t_{r(L S)}, t_{f(\mathrm{HS})}$ and $\left.t_{\mathrm{f}(\mathrm{LS})}\right)$. In this case it is advantageous to reduce the switching speed with the slew rate resistor at the SR-pin (see Figure 5, $\mathrm{R}_{11}$ ). Reducing the switching speed has probably a impact on the PWM-frequency, which may needs to be adapted. In any case the power dissipation and the cooling concept needs to be reviewed. The slew rate resistor at the SR-pin should not exceed the max. slew rate resistor value of the data sheet $R_{\mathrm{SR}} \leq 51 \mathrm{k} \Omega$.

## Design Guideline

### 3.4.2 Current sense

A long motor wire can pick up electromagnetic disturbances which could influence the current sense signal at the IS-pin. If a high accuracy of the current measurement is needed, it is recommended to use the IS-pin as status flag diagnosis and perform the current measurement with an external shunt plus current sense amplifier. An schematic example is shown in Figure 11.


Figure 11 BTN89xx with external current measurement

### 3.5 Reverse polarity protection

The semiconductor technology of NovalithIC" used has a parasitic PN -diode from "GND" to the supply voltage pin " $V_{s}$ ". If the supply voltage is inverted, a huge current will flow through this parasitic PN -diode and will damage the device. With reverse polarity protection, the reverse current is not possible and the semiconductor components of the design are protected.

In the schematic in Figure 5, reverse polarity protection is provided with a P-channel MOSFET
(IPD90P03P4L-04), a zener-diode ( $\mathrm{D}_{1}$ ) and a resistor ( $\mathrm{R}_{3}$ ).
Normal operation $V_{s}>$ GND:

- P-MOSFET OFF: The application is supplied by the body-diode of the reverse polarity protection transistor (IPD90P03P4L-04), e.g. in case of a power-up. The status "P-MOSFET ON" will quickly be reached.
- P-MOSFET ON: After the power-up in which the body diode was used as a supply path, the zener diode plus the resistor will generate a gate-source voltage in the range of 10 V and the P-MOSFET is in ON-state. Only the $R_{D S, \text { on }}$ is in the power supply path.
Reverse polarity condition $V_{s}<$ GND:
- The gate source voltage of the reverse polarity protection transistor is continuously "LOW" and the transistor is switched OFF. No current can flow in this state. The application will not be damaged.


## $3.6 \quad$ Cooling

The NovalithIC ${ }^{T " 1}$ half-bridge, driving high current generates power dissipation. These are $R_{\text {ON }}$ losses and switching losses in case of PWM control, which heat up the device. For details, please see Chapter 6. The package PG-TO263-7-1 provides a low thermal resistance which can be combined with a heat sink on the PCB to avoid exceeding the absolute maximum temperature values of the data sheet.

## Design Guideline

In Figure 6 a cooling area (brown top layer, where the NovalithIC ${ }^{\text {Tw }}$-OUT is connected) has already been drawn. Depending on the power dissipation, other thermal sources on the PCB and the ambient temperature, the cooling needs to be carefully adapted to each application.
In addition the reverse polarity protection transistor T1 (Figure 5 and Figure 6) generates $R_{\mathrm{DS}, \text { on }}$ power losses and the cooling concept for this transistor must ensure that the device does not exceed the absolute maximum junction temperature.

## Current Sense Improvement

## 4 Current Sense Improvement

The NovalithIC ${ }^{T M}$ half-bridge-family has a current sense function with an IS-pin which provides the output current divided by a factor, so called $\mathrm{dk}_{\mathrm{ILII}}$. The precision of the current measurement could be significantly improved by eliminating the IS-offset, $\mathrm{dk}_{\text {IIIS }}$-production spread and respecting the temperature dependency of the $\mathrm{dk}_{\text {ILIS }}$.

The table below provides an overview of possible combinations of procedures to reduce current measurement errors.

Table 1 Current sense procedure and benefits

| Procedures |  | Load current tolerance |  |
| :--- | :--- | :--- | :--- |
| Offset compensation |  |  | $\pm 28 \%$ |
| Offset compensation | Device dkILIS measurement |  | $\pm 10 \%$ |
| Offset compensation | Device dkILIS measurement | Temperature estimation | $\pm 6 \%$ |
| Offset compensation | Device dkILIS measurement | Temperature compensation | $\pm 3 \%$ |

### 4.1 Characteristic of the $\mathbf{d k}_{\text {ILIS }}$

The $\mathrm{dk}_{\text {ILIS }}$ has characteristic dependencies. The most important ones with respect to the supply voltage $V_{\mathrm{s}}$ and with respect to the temperature, are described in this chapter.

### 4.1.1 Supply voltage dependency of $\mathbf{d k}_{\text {ILIS }}$

The dependency of the $\mathrm{dk}_{\text {ILIS }}$ of the supply voltage $V_{\mathrm{s}}$ is negligible, as Figure $\mathbf{1 2}$ shows. This means the supply voltage can be ignored when calculating the load current.

High Current PN Half Bridge

## Current Sense Improvement



Figure $12 \quad \mathrm{dk}_{\text {ILIS }}$ vs. the supply voltage $V_{\mathrm{s}}$

### 4.1.2 <br> Life time drift

Life time tests of 1000 hours at $150^{\circ} \mathrm{C}$ with a dedicated device stress set up and with many devices from different production lots showed the $\mathrm{dk}_{\text {LIS }}$ is decreasing over life time up to $-3 \%$.

### 4.1.3 Temperature drift of the $\mathbf{d k}_{\text {ILIS }}$

Figure 13 and Figure 14 show the characteristics of the $\mathrm{dk}_{\text {ILIS }}$ vs. temperature and production spread with a scaling at $25^{\circ} \mathrm{C}$, including a series of lab measurement points for one device.

High Current PN Half Bridge

## Current Sense Improvement



Figure 13 BTN8960/62 dk ${ }_{\text {LIIS }}$ vs. temperature


Figure 14 BTN8980/82 dk ILIS vs. temperature

## Current Sense Improvement

The function $f(T)$ is dependent on the temperature coefficient of the shunt resistance in the control chip (a), the temperature coefficient of the shunt (b) and DT $=\mathrm{T}-25^{\circ} \mathrm{C}$.

## Table 2 Parameters in the fitting function

| $\mathbf{a}$ | $\mathbf{b}$ | DT |
| :--- | :--- | :--- |
| $3.35 \mathrm{E}-03$ | $4.08 \mathrm{E}-03$ | $\mathrm{~T}-25^{\circ} \mathrm{C}$ |

The red curve in Figure 13 and in Figure 14 show the typical temperature dependent $\mathrm{dK}_{\text {ILIS }}$. It can be calculated by the following equation:
$\mathrm{d} K_{\text {ILIS }}(T)=\mathrm{d} K_{\text {ILIS }}\left(25^{\circ} \mathrm{C}\right) \cdot f(T)$
The mean values and standard deviations in Table $\mathbf{3}$ and Table 4 are derived from measurements.
Table 3 Mean values and standard deviations of BTN8960/62 at - $40^{\circ} \mathrm{C}$ and $150^{\circ} \mathrm{C}$

| $\mathbf{T}\left({ }^{\circ} \mathbf{C}\right)$ | $\mathbf{- 4 0} \mathbf{}{ }^{\circ} \mathbf{C}$ | $\mathbf{1 5 0} \mathbf{}{ }^{\circ} \mathbf{C}$ |
| :--- | :--- | :--- |
| Mean | 1.065 | 0.939 |
| Standard deviation( $\sigma$ ) | $2.28 \mathrm{E}-03$ | $1.61 \mathrm{E}-03$ |

Table 4 Mean values and standard deviations of BTN8980/82 at $-40^{\circ} \mathrm{C}$ and $150^{\circ} \mathrm{C}$

| $\mathbf{T}\left({ }^{\circ} \mathbf{C}\right)$ | $\mathbf{- 4 0}{ }^{\circ} \mathbf{C}$ | $\mathbf{1 5 0}{ }^{\circ} \mathbf{C}$ |
| :--- | :--- | :--- |
| Mean | 1.065 | 0.939 |
| Standard deviation( $\sigma)$ | $4.62 \mathrm{E}-03$ | $2.38 \mathrm{E}-03$ |

The dKILIS points on $\pm 3$ sigma curves at different temperatures can be calculated :

- +3sigma line in Figure 15 and Figure 16
- Case $1\left(\mathrm{~T}<25^{\circ} \mathrm{C}\right): \mathrm{f}(\mathrm{T})_{+3 \sigma}=\mathrm{f}(\mathrm{T})+3 \sigma\left(-40^{\circ} \mathrm{C}\right){ }^{*}\left(\mathrm{~T}-25^{\circ} \mathrm{C}\right) /\left(-40^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)$
- Case $2\left(T \geq 25^{\circ} \mathrm{C}\right): f(\mathrm{~T})_{+3 \sigma}=\mathrm{f}(\mathrm{T})-3 \sigma\left(150^{\circ} \mathrm{C}\right) *\left(\mathrm{~T}-25^{\circ} \mathrm{C}\right) /\left(150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)$
- -3sigma line in Figure 17 and Figure 18
- Case $1\left(\mathrm{~T}<25^{\circ} \mathrm{C}\right): f(\mathrm{~T})_{-3 \sigma}=\mathrm{f}(\mathrm{T})-3 \sigma\left(-40^{\circ} \mathrm{C}\right)^{*}\left(\mathrm{~T}-25^{\circ} \mathrm{C}\right) /\left(-40^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)$
- Case $2\left(\mathrm{~T} \geq 25^{\circ} \mathrm{C}\right): \mathrm{f}(\mathrm{T})_{-3 \sigma}=\mathrm{f}(\mathrm{T})+3 \sigma\left(150^{\circ} \mathrm{C}\right) *\left(\mathrm{~T}-25^{\circ} \mathrm{C}\right) /\left(150^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}\right)$

High Current PN Half Bridge
Current Sense Improvement


Figure 15 BTN8960/62 +3sigma dk ${ }_{\text {ILIS }}$ vs. temperature

High Current PN Half Bridge

## Current Sense Improvement



Figure 16 BTN8980/82 +3sigma dk ILIS vs. temperature

High Current PN Half Bridge

## Current Sense Improvement



Figure 17 BTN8960 /62-3sigma dk ILIS vS. temperature

## Current Sense Improvement



Figure 18 BTN8980/82-3sigma dk ${ }_{\text {LIIS }}$ vs. temperature
Based on the equation: $f(T)=\left(1+a^{*} D T\right) /\left(1+b^{*} D T\right)$, the $\pm 3$ sigma temperature shift curves are fitted to the calculated points. The equation for the $\pm 3$ sigma models are shown below :

- Equation for +3 sigma curves in Figure 15 and Figure 16 :

$$
\mathrm{f}(\mathrm{~T})_{+3 \sigma}=\left\{1+\mathrm{a}(+3 \sigma)\left(\mathrm{T}-25^{\circ} \mathrm{C}\right)\right\} /\left\{1+\mathrm{b}(+3 \sigma)\left(\mathrm{T}-25^{\circ} \mathrm{C}\right)\right\}
$$

- Equation for -3sigma curves in Figure 17 and Figure 18 :
$\mathrm{f}(\mathrm{T})_{-3 \sigma}=\left\{1+\mathrm{a}(-3 \sigma)\left(\mathrm{T}-25^{\circ} \mathrm{C}\right)\right\} /\left\{1+\mathrm{b}(-3 \sigma)\left(\mathrm{T}-25^{\circ} \mathrm{C}\right)\right\}$
Table 5 Parameters in equations for $\pm$ 3sigma temperature shift curves of BTN8960/62

| Equation | $\mathbf{a}$ | $\mathbf{b}$ |
| :--- | :--- | :--- |
| $\mathrm{f}(\mathrm{T})_{+3 \sigma}$ | $3.069 \mathrm{E}-03$ | $3.891 \mathrm{E}-03$ |
| $\mathrm{f}(\mathrm{T})_{-3 \sigma}$ | $3.689 \mathrm{E}-03$ | $4.327 \mathrm{E}-03$ |

Table 6 Parameters in equations for $\pm 3$ sigma temperature shift curves of BTN8980/82

| Equation | $\mathbf{a}$ | $\mathbf{b}$ |
| :--- | :--- | :--- |
| $\mathrm{f}(\mathrm{T})_{+3 \sigma}$ | $3.29 \mathrm{E}-03$ | $4.18 \mathrm{E}-03$ |
| $\mathrm{f}(\mathrm{T})_{-3 \sigma}$ | $3.43 \mathrm{E}-03$ | $4.01 \mathrm{E}-03$ |

## Current Sense Improvement

### 4.1.4 Temperature drift of the $\mathbf{d k}_{\text {ILIS }}$ including aging

If the aging of the devices are taken into account, the extrem value of dk ${ }_{\text {ILI }}$ over lifetime in Figure 13 and in Figure 14 should be reduced by 3\% as shown Figure 19 and in Figure 20. The orange line indicates the typical temperature drift of $\mathrm{dk}_{\text {ILI }}$ inculding the aging. The equations for the typical $\mathrm{dk}_{\text {IIIS }}$ curve are shown below :

- Case $1\left(\mathrm{~T}<25^{\circ} \mathrm{C}\right)$ :
$f(T)=\left(f(T)_{+3 \sigma}+f(T)_{-3 \sigma} * 097\right) / 2$
- Case $2\left(\mathrm{~T} \geq 25^{\circ} \mathrm{C}\right)$ :
$\mathrm{f}(\mathrm{T})=\left(\mathrm{f}(\mathrm{T})_{-3 \sigma}+\mathrm{f}(\mathrm{T})_{+3 \sigma} * 097\right) / 2$
The grey line indicates the minimum value over lifetime. The equations for the minimum $\mathrm{dk}_{\text {LIS }}$ curve are shown below:
- Case $1\left(\mathrm{~T}<25^{\circ} \mathrm{C}\right)$ :
$\mathrm{f}(\mathrm{T})=\mathrm{f}(\mathrm{T})-3 \sigma^{*} 097$
- Case $2\left(\mathrm{~T} \geq 25^{\circ} \mathrm{C}\right)$ :
$f(T)=f(T)_{+3 \sigma}{ }^{*} 097$


Figure 19 BTN8960/62 temperature dependency and lifetime drift of $\mathrm{dk}_{\text {ILIS }}$ distribution

High Current PN Half Bridge
Current Sense Improvement


Figure 20 BTN8980/82 temperature dependency and lifetime drift of $\mathbf{d k}_{\text {ILIS }}$ distribution

## 4.2 <br> Offset compensation

The BTN89xy series is featured with an artificial offset current at the IS-pin. This is shown in Figure 21.


Figure 21 IS-Pin Internal Structure
With this structure, it is possible to always have a measurable offset at IS without a load current. This makes it easy to measure the offset with the microcontroller, store the offset value and process this in the current measurement procedure.

## Current Sense Improvement

The offset must be compensated to allow a precise current measurement with the IS-pin.
The offset should be compensated before activating the load. When an application such as a fuel pump runs constantly with PWM, you can perform the offset compensation when INH=high and IN=low. In the PWM-phase, the best measurement results are achieved just before the rising edge of the IN-signal.
With this procedure, the specified $\mathrm{dk}_{\text {ILIS }}$ of $\pm 28 \%$ could be reached, even for small load currents. This includes production spread, temperature dependency and aging. Most errors are caused by production spread, which could be compensated by measuring of the $\mathrm{dk}_{\text {ILIS }}$ of each device (device-specific $\mathrm{dk}_{\text {IIIS }}$ ). Details of this approach are described in the relevant chapter.

### 4.3 Device specific $\mathbf{d k}_{\text {ILIS }}$

With a measurement of the offset current and one IS-value at a certain load current at $25^{\circ} \mathrm{C}$ (e.g. 20 A ), it is possible to determine the individual $\mathrm{dk}_{I L I S}$-device and store it permanently to the microcontroller of the application. With this value, the graphs in Figure 13 and in Figure 14 and valid. The extreme values are indicated by the blue line (+3sigma):

- $\mathrm{dk}_{\text {ILIS-max-C }}=1.08$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min-H }}=0.93$ (blue @ $150^{\circ} \mathrm{C}$ )

Taking into account the aging of the device (see Chapter 4.1.4) the minimum value of Figure 13 and Figure 14 (blue line) must be reduced by $3 \%$ (multiplying 0.97). This means the extreme values are as follows:

- $\mathrm{dk}_{\text {ILIS-max-C }}=1.08$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min-H-old }}=\mathrm{dk}_{\text {ILIS-min-H }}{ }^{*} 0.97=0.9$

This could be assumed as an error of $\pm 10 \%$ including temperature drift and aging.
In this case, the typical value should be assumed as follows:

- $\mathrm{dk}_{\text {ILIS-typ }}=0.99$

The device calibration could be implemented in the module test sequence.


Figure 22 Generating the device fine $\mathrm{dk}_{\text {ILIS-device }}$ -

## Current Sense Improvement

### 4.4 Device fine $\mathbf{d k}_{\text {ILIS }}$ and temperature compensation

On the other hand, the $\mathrm{dk}_{\text {IIS }}$ is dependent on the temperature, which is shown in Figure 13 and Figure 14. These figures show a characteristic temperature drift with a low content of production spread. This makes it possible to measure the temperature on the PCB and reduce the temperature dependency by means of a calculation in the microcontroller. This procedure is illustrated in Figure 23.


Figure 23 Load current " $I_{\text {OUT }}$ " calculation with temperature compensation
Taking the extreme values from Figure 14 :

- $\mathrm{dk}_{\text {LIIS-max-C }}=1.08$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {IIIS-min-C }}=1.05$ (green @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {LIIS-max-H }}=0.955$ (green @ $150^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {IIIS-min-H }}=0.925$ (blue @ $150^{\circ} \mathrm{C}$ )

Multiplying the min. values with a factor of 0.97 ( $-3 \%$ aging) produces the following values:

- $\mathrm{dk}_{\text {ILIS-max-C }}=1.08$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min-C-old }}=1.0185$ (green @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-max-H }}=0.955$ (green @ $150^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {IIS-min-H-old }}=0.9$ (blue @ $150^{\circ} \mathrm{C}$ )

Calculating the typical value for:

- $\mathrm{dk}_{\text {LIIS-typ-C }}=1.05$
- $\mathrm{dk}_{\text {ILIS-typ-H }}=0.928$

These values could be compensated with a temperature measurement and the characteristic from Figure 13 and Figure 14 to provide the value of $\mathrm{dk}_{\text {ILIS-typ }}=1$.

With this compensation, the new min. and max. values are:

## Current Sense Improvement

- $\mathrm{dk}_{\text {ILIS-max-C-T }}=1.03$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min-C-old-T }}=0.9685$ (green @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-max-H-T }}=1.027$ (green @ $150^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min-H-old-T }}=0.972$ (blue @ $150^{\circ} \mathrm{C}$ )

After temperature compensation, the min. and max. values are $\mathrm{dk}_{\text {ILIS-min-H-old-T }}$ and dk $\mathrm{I}_{\text {ILIS-max-C-T }}$.
Ultimately, a current measurement with a precision of $\pm 3 \%$ could be achieved!
If higher tolerances are acceptable, the temperature measurement can be less precise.

### 4.4.1 An example of the $\mathrm{I}_{\mathrm{IS}}$ failure with a rough temperature estimation

Assuming the $\mathrm{dk}_{I L I S}$ was calibrated during production at $25^{\circ} \mathrm{C}$, the $\mathrm{I}_{I S}$ measurement failure could be reduced to $\pm 6 \%$, only by estimating if the temperature is above or below $25^{\circ} \mathrm{C}$. This estimation could be done e.g. by using the temperature characteristic of the $\mathrm{I}_{\mathrm{IS} \text {-offset }}$, which is included in the data sheet.
Temperature below $25^{\circ} \mathrm{C}$ :

- $\mathrm{dk}_{\text {ILIS-max-C }}=1.08$ (blue @ $-40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min- } 25^{\circ} \mathrm{C}}=1$

Reducing the min. values with the -3\% aging (multiplying with 0.97 ) the following values will be calculated:

- $\quad \mathrm{dk}_{\text {ILIS-max-C }}=1.08$ (blue @ - $40^{\circ} \mathrm{C}$ )
- $\mathrm{dk}_{\text {ILIS-min }-25^{\circ} \mathrm{C} \text {-old }}=0.97$

For temperatures above $25^{\circ} \mathrm{C}$ the calculation method is essentially the same.
Ultimately, a current measurement with a precision of $\pm 6 \%$ could be achieved without any external temperature measurement!

### 4.5 IS-pin current sensing and fault detection

The BTN89xy provides several additional sense and diagnosis functionalities, which will be explained here.

### 4.5.1 Current sensing concepts in applications

In comparison to its predecessor BTN79xy, the BTN89xy family's current sense output functionality has an advanced feature. For illustration purposes, both the BTN7960 and the BTN8960 were deployed in the same high-side switching scenario, where an inductive load to ground was toggled with a duty cycle of $50 \%$. Both measurements were conducted with the Infineon "NovalithIC" Demo Board V2.2". The resulting measurements are shown in Figure $\mathbf{2 6}$ for the BTN7960 and in Figure $\mathbf{2 5}$ for the BTN8960. As described in Figure 21, both types have a similar behavior in the case of an error. Instead, their current sense functionality differs in normal operating mode. While the BTN79xy blanks the IS output to OA when the high-side MOSFET is switched off, the BTN89xy provides the offset current $I_{\text {IS(offset) }}$ instead.
For monitoring purposes, the behavior of both the BTN79xy and the BTN89xy can be used for continuous current monitoring, even in freewheeling mode: In bi-directional motor applications with two BTN89xy, the freewheeling current can be monitored at the high-side MOSFET in forward direction. As shown in Figure 24, the freewheeling current $I_{\text {FW,HS }}$ can be observed with both high-side MOSFETs being closed. In the scenario shown, the IS output of the left BTN89xy provides the current dependent signal, while the $I_{\text {FW, }}$, flows through the right BTN89xy in reverse direction.

## Current Sense Improvement



Figure 24 Two freewheeling path options for bi-directional motor applications, implemented with two BTN89xy.

### 4.5.1.1 BTN89xy - advanced current sense and fault diagnosis

In comparison to the BTN79xy, the BTN89xy does not mute the IS current sense output signal, which is always present. This results in the following behavior and additional diagnostic possibilities:

- Offset compensation of $I_{\text {IS(offset) }}$ :

If no current is flowing through the high-side MOSFET, the current sense offset $\|_{\text {IS(offset) }}$ can be monitored at the IS-pin. This can be ensured while the high-side switch is being switched off via the IN-pin and the freewheeling path doesn't go through the high-side MOSFET. If measured, this value can be used for an online offset calibration of $/ I S($ offset $)$, according to Chapter 4.2. In Figure 25 this scenario is marked with (2). In the case of a fault condition, the IS-pin will provide a constant current of $I_{\mathrm{IS}(\mathrm{lim})}$, which can be clearly distinguished from the lower offset current $I_{\text {IS(offset) }}$.

- Online calibration of $I_{\text {IS(offset) }}$ and continuous current monitoring:

If two BTN89xy devices are deployed in H -bridge configuration, the user can choose between either monitoring the freewheeling current or the online calibration of $I_{I S(\text { offset })}$ by adapting the freewheeling path accordingly. An offset calibration of $\ell_{\text {IS(offset) }}$ for both the left and right BTN89xy can be carried out by choosing a freewheeling path through both low-side MOSFETs, with the freewheeling current $t_{\mathrm{FW}, \mathrm{Ls}}$ displayed in Figure 24. As previously described, the current can be monitored continuously with a freewheeling current $/_{\text {FW,HS }}$ flowing through the two high-side MOSFETs.

Current Sense Improvement


Figure 25 Measurement of a BTN8960, switching an inductive load to GND. (1): current sense signal, (2): current sense offset current $I_{\text {IS(offset) }}$

### 4.5.1.2 BTN79xy current sense limitations

The current is sensed to the IS output pin, if the high-side (HS) MOSFET is activated and the INH and IN-pins are high (marked with (1) in Figure 26). This results in a current dependent IS output signal. For all other cases, the switching on (3) / off (4) phases of the high-side MOSFET and for low IN inputs (2), the IS output signal is 0 A , as shown in Figure 26. In the case of a fault condition, the IS-pin will provide a constant current of $I_{\text {IS(lim) }}$ that can be uniquely identified for a low IN-pin.

## Current Sense Improvement



Figure 26 Measurement of a BTN7960, switching an inductive load to GND. (1): current sense signal, (2): current sense functionality switched off

### 4.5.2 Fault detection

The current sense accuracy depends on the spread of the two parameters $d k_{\text {LIS }}$ and $l_{I S \text { (offset) }}$. The resulting maximal, typical and minimal behavior is displayed in Figure 27 for the BTN8960/62 and in Figure 28 for the BTN8980/82. Here, the limits for the sense current in fault condition $I_{\text {IS(lim) }}$ are also shown.

## Current Sense Improvement



Figure 27 Behavior of the BTN8960/62's IS output pin for current sense and fault condition according to parameter tolerances


Figure 28 Behavior of the BTN8980/82's IS output pin for current sense and fault condition according to parameter tolerances

The possibility to distinguish whether a current sense signal or the constant sense current $I_{I S(l i m)}$, indicating a fault condition, can be measured at the IS-pin is also an important issue. Therefore the fault distance between the two states is further considered. The combined (possible) output options for both states can be seen in Figure 27 for the BTN8960/62 and in Figure 28 for the BTN8980/82. For a worst case combination of the three parameters $I_{I S(l i m)}, d k_{\text {ILIS }}$ and $l_{I S(\text { offset })}$, provided in the data sheet for the given tolerances, there is a current range, where it is not possible to distinguish the right operation mode, whether there is a fault or not.

## Current Sense Improvement

The corresponding break-even points for the BTN8960/62 and BTN8980/82 can be calculated for the load current $/$ L accordingly:

$$
I_{L}=\mathrm{d} k_{\text {ILIS }} \cdot\left(I_{I S}-I_{I S(\text { (offset })}\right)=\mathrm{d} k_{\text {LLIS }} \cdot\left(I_{I S(\text { lim })}-I_{I S(\text { offset })}\right)
$$

## Equation 16

$$
I_{L}=7,2 \cdot 10^{3} \cdot(4 \mathrm{~mA}-440 \mu \mathrm{~A}) \approx 25,6 \mathrm{~A}
$$

## Equation 17

$I_{L}=14 \cdot 10^{3} \cdot(4 \mathrm{~mA}-385 \mu \mathrm{~A}) \approx 50,6 \mathrm{~A}$

## Equation 18

For such a system, it wouldn't be possible to distinguish easily between the fault condition current $I_{\text {IS(lim) }}$ and a current sense signal, for $I_{L}>25$ A if the BTN8960/62 is used, and $I_{L}>50$ A for the BTN8980/82. For a more precise consideration, also the temperature dependency of $I_{I S(l i m)}, d k_{\mid L I S}$ and $I_{I S(\text { offset })}$ has to be considered. For the given critical area for load currents $I_{\mathrm{L}}>25 \mathrm{~A}$, especially the parameters $d k_{\text {IIIS }}$ and $I_{\text {IS(lim) }}$ have the greatest influence. The temperature dependency of $d k_{I L I S}$ is described in Chapter 4.1.3, and of $I_{I S(l i m)}$ in Chapter 4.5.2.1:

- For a rising temperature, the fault condition current $I_{I S(l i m)}$ increases, and vice versa.
- For a rising temperature the $d k_{\text {ILI }}$ decreases and vice versa.

This relationship is also illustrated by Figure 29.


Figure 29 Illustration of the temperature dependencies of the fault distance and relevant parameters
Additionally the difference between the fault condition current $I_{\mathrm{IS}(\mathrm{lim})}$ and the sensed current $\mathrm{I}_{\mathrm{IS}}\left(I_{\mathrm{L}}\right)$ can be calculated as follows:

## Current Sense Improvement

$\Delta I_{I S}=I_{I S(\text { lim })}-I_{I S}\left(I_{L}\right)=I_{I S(\text { lim })}-\left(\frac{I_{L}}{d k_{L I I S}}+I_{I S(\text { offset })}\right)$

## Equation 19

Equation 19 shows, that for a rising temperature, both $I_{\mathrm{IS}(\mathrm{lim})}$ and $I_{I S}\left(I_{\mathrm{L}}\right)$ (due to $\left.I_{\mathrm{L}} / d k_{\mathrm{IIS}}\right)$ increase.
Combining the spread of $d k_{\text {ILIS }}$ and $I_{I S(l i m)}$ over temperature, this behavior results in a $\Delta /_{I S}$ that, at the min. current limitation detection level ICLx0,min, is typically above 0,5 mA for the BTN8960/62, as shown in Figure 30 and Figure 31 and above 0,75 mA for the BTN8980/82, shown in Figure 32 and Figure 33. To summarize, we can say that it is possible to distinguish between a current sense signal $I_{\text {IS }}\left(I_{\mathrm{L}}\right)$ and a fault condition current $I_{\text {IS }}(\mathrm{lim})$ for any temperature.


Figure 30 Temperature dependent $\Delta I_{\text {IS }}$ for BTN8960/62, according to Equation 19, for the median value of each lot and temperature at the min. current limitation detection level $I_{\mathrm{L}}=I_{\mathrm{CLx} 0, \min }=30 \mathrm{~A}$.

High Current PN Half Bridge
Current Sense Improvement


Figure 31 Temperature dependent $\Delta t_{\mathrm{IS}}$ for BTN8960/62, according to Equation 19, calculated individually for each device of lot 447 for $-40^{\circ} \mathrm{C}$ in Figure 30 , with $I_{\mathrm{L}}=I_{\mathrm{CLx} 0, \min }=30 \mathrm{~A}$.

High Current PN Half Bridge

## Current Sense Improvement



Figure 32 Temperature dependent $\Delta I_{I S}$ for BTN8980/82, according to Equation 19, for the median value of each lot and temp. at the min. current limitation detection level $I_{L}=I_{\mathrm{CLx} 0, \min }=55 \mathrm{~A}$.

High Current PN Half Bridge

## Current Sense Improvement



Figure 33 Temperature dependent $\Delta \boldsymbol{I}_{\mathrm{IS}}$ for BTN8982, according to Equation 19 calculated individually for each tested device of lot 85 for $-40^{\circ} \mathrm{C}$ in Figure 32, with $I_{\mathrm{L}}=I_{\mathrm{CLx} 0, \min }=55 \mathrm{~A}$.

### 4.5.2.1 Temperature drift of the IS-pin's current in fault condition $I_{\text {IS(lim) }}$

The characteristics of the $I_{\mathrm{IS}(\mathrm{lim})}$ vs. temperature and production spread is shown in Figure 34 for the BTN8960/62 and in Figure 35 for the BTN8980/82, including a series of lab measurement points for one device.

High Current PN Half Bridge

## Current Sense Improvement



Figure 34 BTN8960/62 IS(lim) vs. temperature


Figure 35 BTN8980/82IIS(lim) vs. temperature

## Current Sense Improvement

### 4.5.2.2 Failure detection flow chart

The consideration of $\Delta I_{\text {IS }}$ above provides a procedure for detecting fault conditions ( $/ I_{\text {S }}(\mathrm{lim})$ ), which is also summarized in Figure 36:

- Calibration of $I_{I S(l i m)}\left(T_{0}\right)$ for a specific temperature $T_{0}$ : Calculation of offset a with the given / typical slope b. Ideally measurement of $I_{\text {IS(lim) }}\left(T_{1}\right)$ for a second temperature $T_{1}$, to perform a two point calibration and calculate both offset a and slope $b$ for each individual device.
- Calculation of temperature dependent $I_{\mathrm{IS}(\mathrm{lim})}(T)=\mathrm{f}(\mathrm{T})$ while the device is operating according to Chapter 4.5.2.1.
- If a current limit of $I_{\text {IS }}=I_{\mathrm{IS}(\mathrm{lim})}(T)-0.5 \mathrm{~mA}$ is exceeded, a fault condition is detected.


Figure 36 One point calibration of $I_{\text {IS(lim) }}$ and the resulting fault detection level over temperature for the BTN8960/62

Additional measures are available for ascertaining fault conditions. Figure 37 describes a possible procedure. Carrying out a plausibility check after detecting a potential fault allows you to determine if a specific load current value in the current range of $/_{\text {IS(lim })}$ is possible at a specific operating point.
If this is the case, check whether that value stays in a certain range by performing a series of measurements. Depending on the application, the scattering of the current sense signal of an electric motor should be much higher than that of the constant fault current. An additional way of validating a fault condition is by measuring the IS output pin for a low IN input pin. As illustrated in Figure 24, the fault condition can be monitored by choosing the low-side freewheeling path, ensuring that no current is flowing through the high-side MOSFETs. The fault condition current $I_{\mathrm{IS}(\mathrm{lim})}$ can be clearly distinguished from the lower offset current $I_{\mathrm{IS} \text { (offset). }}$. For applications running with a PWM duty cycle of $100 \%$, the duty cycle must be reduced for certain cycles in order to validate a fault condition. This fault detection procedure is summarized in Figure 37.

Current Sense Improvement


Figure 37 Possible fault condition validation process flow

### 4.5.2.3 Lowpass filtered current sense signal

The procedure from Figure 37 can be implemented with the sense current $/_{\text {IS }}$ being measured by a phase current measurement, as described in Chapter 5.5.2, or by a being lowpass filtered. A lowpass filter, as shown in Figure 38, allows to perform an uncoupled ADC measurement from the PWM generation.

## Current Sense Improvement



Figure 38 Application circuit including a lowpass filtered current sense signal for a monodirectional motor with BTN89xy

The fault distance increases here for a decreasing (effective) duty cycle DC (for a low-side freewheeling path). The average lowpass filtered $/ I_{S}$ signal can be estimated to:

$$
V_{\mathrm{LP}} \approx\left(\frac{I_{\mathrm{L}}}{\mathrm{~d} \mathrm{ILILS}^{2}} \cdot \mathrm{DC}+I_{\mathrm{IS}(\text { (ffset })}\right) \cdot R_{12}
$$

## Equation 20

Based on a measured lowpass filtered voltage $V_{\text {LP }}$ the load current $I_{L}$ can now be estimated as follows:

$$
I_{L} \approx\left(\frac{V_{\mathrm{LP}}}{R_{12}}-I_{\mathrm{IS}(\text { offset })}\right) \cdot \frac{\mathrm{d} k_{\mathrm{ILIS}}}{\mathrm{DC}}
$$

## Equation 21

While the fault current is constant at $I_{15(l i m)}$. A possible scenario is shown in Figure 39. Here, a load to ground was simulated. By changing the duty cycle for some periods, the lowpass filtered current sense signal should further decrease thus increasing the fault distance, as the average Motor current decreases and the time during which only the lower offset current is provided by the IS-pin increases.
Another way for fault detection is comparing the lowpass filtered signal $V_{\text {LP }}$ with the $I_{\text {IS }} / V_{\text {IS }}$ signal. As shown in Figure 39 , the $I_{\text {IS }} / V_{\text {IS }}$ signal, with $V_{\text {IS }}=I_{\mathrm{S}} \cdot R_{12}$, is above $V_{\text {LP }}$ during the PWM 's ON-phases and with $I_{I S}=I_{\text {IS (offseet) }}$ below $V_{\text {LP }}$ during the OFF-phase. By comparing the two signals ( $V_{\text {IS }}$ and $V_{\text {LP }}$ ), a constant fault signal $I_{\text {IS }}(\mathrm{lim})$ can be detected, as their are only transitions during normal operation.

## Current Sense Improvement



Figure 39 BTN8982TA simulation: Lowpass-filtered ( $R_{\mathrm{LP}}=20 \mathrm{k} \Omega ; \mathrm{C}_{\mathrm{LP}}=\mathbf{5 n F} ; R_{12}=1 \mathrm{k} \Omega$ ) current sense signal $I_{\text {IS }}$ for ADC measurement with the fault condition current $I_{\text {IS(lim) }}$ from $350 \mu \mathrm{~s}$. PWM operation ( 20 kHz ; DC = 90\%) with load to ground.

## Switching Timing

## $5 \quad$ Switching Timing

For the ADC measurement of the IS-pin, the timing behavior of the BTN89xy needs to be considered. As the current sense output is proportional to the current through the high-side switch, only the high-side switch behavior is considered here exemplary. The behavior of the low-side switch can be considered in an equal fashion. An overview of the rising and falling switching procedure is shown in Figure 40.


Figure 40 Timing behavior overview of a BTN89xy high-side switch
As shown in the data sheet, the time between the IN -pin rising from a 0 to 1 corresponding voltage level and the BTN89xy output voltage rising from (around) 0 V to $80 \%$ of the final output voltage (typically: $V_{\text {OUT }} \approx V_{\mathrm{S}}$ ) can be summed up to the following delay, as shown in Figure 40:

$$
t_{r(\mathrm{HS}), \text { total }}=t_{\mathrm{dr}(\mathrm{HS})}+t_{r(\mathrm{HS})}
$$

## Equation 22

For a falling edge on the IN input pin, the delay time between the falling edge of the IN input pin and the lower deviation of $20 \%$ of the $V_{\text {OUT }} \approx V_{S}$ voltage level of the output pin OUT is considered:
$t_{f(\mathrm{HS}), \text { total }}=t_{\mathrm{df}(\mathrm{HS})}+t_{f(\mathrm{HS})}$

## Equation 23

The timings and slew rates of the power switches can be adjusted by connecting a resistor $R_{\text {SR }}$ between the SRpin and GND-pin of the device. An overview about the, in this document provided, dependencies of the chosen resistor value $R_{\mathrm{SR}}$ on relevant timings is given in Table 7.

In the following two subchapter, the BTN8982 is described in Chapter 5.1 and the BTN8962TA in Chapter 5.2.
Table 7 Overview about the dynamic characteristic plots for BTN8982TA and BTN8962TA ( $R_{\text {SR }}$ dependency)

| Pos. (in Data <br> Sheet $)^{1) 2}$ | Parameter | Symbol | Figure for <br> BTN8982TA | Figure for <br> BTN8962TA |
| :--- | :--- | :--- | :--- | :--- |

High Side Switch

| 5.2 .7 | Rise-Time of HS | $t_{r(\mathrm{HS})}$ | Figure 41 | Figure 53 |
| :--- | :--- | :--- | :--- | :--- |
| 5.2 .8 | Switch ON Delay Time HS | $t_{\mathrm{dr}(\mathrm{HS})}$ | Figure 42 | Figure 54 |

[^0]Switching Timing

Table $7 \quad$ Overview about the dynamic characteristic plots for BTN8982TA and BTN8962TA ( $R_{\text {SR }}$ dependency) (continued)

| Pos. (in Data <br> Sheet $)^{1) 2}$ | Parameter | Symbol | Figure for <br> BTN8982TA | Figure for <br> BTN8962TA |
| :--- | :--- | :--- | :--- | :--- |
|  | $t_{\mathrm{r}(\mathrm{HS})}+t_{\mathrm{dr}(\mathrm{HS})}$ | $t_{\mathrm{r}(\mathrm{HS}), \text { total }}$ | Figure 43 | Figure 55 |
| 5.2 .9 | Fall-Time of HS | $t_{\mathrm{f}(\mathrm{HS})}$ | Figure 44 | Figure 56 |
| 5.2 .10 | Switch OFF Delay Time HS | $t_{\mathrm{df}(\mathrm{HS})}$ | Figure 45 | Figure 57 |
|  | $t_{\mathrm{f}(\mathrm{HS})}+t_{\mathrm{df}(\mathrm{HS})}$ | $t_{\mathrm{f}(\mathrm{HS}), \text { total }}$ | Figure 46 | Figure 58 |

Low Side Switch

| 5.2 .11 | Rise-Time of LS | $t_{\mathrm{r}(\mathrm{LS})}$ | Figure 47 | Figure 59 |
| :--- | :--- | :--- | :--- | :--- |
| 5.2 .12 | Switch OFF Delay Time LS | $t_{\mathrm{dr}(\mathrm{LS})}$ | Figure 48 | Figure 60 |
|  | $t_{\mathrm{r}(\mathrm{LS})}+t_{\mathrm{dr}(\mathrm{LS})}$ | $t_{\mathrm{r}(\mathrm{LS}), \text { total }}$ | Figure 49 | Figure 61 |
| 5.2 .13 | Fall-Time of HS | $t_{\mathrm{f}(\mathrm{LS})}$ | Figure 50 | Figure $\mathbf{6 2}$ |
| 5.2 .14 | Switch ON Delay Time LS | $t_{\mathrm{df}(\mathrm{LS})}$ | Figure 51 | Figure $\mathbf{6 3}$ |
|  | $t_{\mathrm{f}(\mathrm{LS})}+t_{\mathrm{df}(\mathrm{LS})}$ | $t_{\mathrm{f}(\mathrm{LS}), \text { total }}$ | Figure 52 | Figure $\mathbf{6 4}$ |

[^1]
## Switching Timing

## 5.1

BTN8982TA Switching Time Dependency on Slew Rate Resistance
Unless otherwise specified, the times are specified for $V_{S}=13,5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq T \leq 150^{\circ} \mathrm{C}, R_{\text {load }}=2 \Omega, 30 \mu \mathrm{H}<L_{\text {load }}<$ $40 \mu \mathrm{H}$ (in series to $R_{\text {load }}$ ) and single pulse. The typical values are based on the test of all product in the past years. The maximum and minimum values are based on the $\pm 3 \sigma$ and are replaced by test limits in the case of exceeding the datasheet.
5.1.1 Timing behavior for rising edge on high-side switch


Figure $41 \quad t_{\mathrm{r}(\mathrm{HS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the rise-time of the high-side switch of BTN8982TA

High Current PN Half Bridge
Switching Timing


Figure $42 t_{\mathrm{dr}(\mathrm{HS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch ON delay time of the high-side switch of BTN8982TA


Figure 43 Dependency of the slew rate resistor $R_{S R}$ on the total rising time of the high-side switch with $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}=t_{\mathrm{r}(\mathrm{HS})}+t_{\mathrm{dr}(\mathrm{HS})}$ : BTN8982TA

High Current PN Half Bridge

## Switching Timing

### 5.1.2 Timing behavior for falling edge on high-side switch



Figure $44 \quad t_{f(H)}$ : Dependency of the slew rate resistor $R_{S R}$ on the fall-time of the high-side switch of BTN8982TA


Figure $45 t_{\mathrm{df}(\mathrm{HS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch OFF delay time of the high-side switch of BTN8982TA

High Current PN Half Bridge

## Switching Timing



Figure 46 Dependency of the slew rate resistor $R_{\text {SR }}$ on the total falling time of the high-side switch with $\boldsymbol{t}_{\mathrm{f}(\mathrm{HS}), \text { total }}=\boldsymbol{t}_{\mathrm{f}(\mathrm{HS})}+\boldsymbol{t}_{\mathrm{df}(\mathrm{HS})}:$ BTN8982TA

### 5.1.3 Timing behavior for rising edge on low-side switch



Figure $47 t_{\mathrm{r}(\mathrm{LS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the rise-time of the low-side switch of BTN8982TA

High Current PN Half Bridge

## Switching Timing



Figure $48 \quad t_{\mathrm{dr}(\mathrm{LS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch OFF delay time of the low-side switch of BTN8982TA


Figure 49 Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the total rising time of the low-side switch with $t_{\mathrm{r}(\mathrm{LS}) \text { total }}=t_{\mathrm{r}(\mathrm{LS})}+t_{\mathrm{dr}(\mathrm{LS})}$ : BTN8982TA

High Current PN Half Bridge

## Switching Timing

### 5.1.4 Timing behavior for falling edge on low-side switch



Figure $50 \quad t_{f(L S)}$ : Dependency of the slew rate resistor $R_{S R}$ on the fall-time of the low-side switch of BTN8982TA


Figure $51 \quad t_{\mathrm{df}(\mathrm{LS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch ON delay time of the low-side switch of BTN8982TA

High Current PN Half Bridge

## Switching Timing



Figure 52 Dependency of the slew rate resistor $R_{S R}$ on the total falling time of the low-side switch with $\boldsymbol{t}_{\mathrm{f}(\mathrm{LS}), \text { total }}=\boldsymbol{t}_{\mathrm{f}(\mathrm{LS})}+\boldsymbol{t}_{\mathrm{df}(\mathrm{LS})}:$ BTN8982TA

## Switching Timing

## 5.2 <br> BTN8962TA Switching Time Dependency on Slew Rate Resistance

Unless otherwise specified, the times are specified for $V_{S}=13,5 \mathrm{~V},-40^{\circ} \mathrm{C} \leq T \leq 150^{\circ} \mathrm{C}, R_{\text {load }}=2 \Omega, 30 \mu \mathrm{H}<L_{\text {load }}<$ $40 \mu \mathrm{H}$ (in series to $R_{\text {load }}$ ) and single pulse. The typical values are based on the test of all product in the past years. The maximum and minimum values are based on the $\pm 3 \sigma$ and are replaced by test limits in the case of exceeding the datasheet.

### 5.2.1 Timing behavior for rising edge on high-side switch



Figure $53 \quad t_{\mathrm{r}(\mathrm{HS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the rise-time of the high-side switch of BTN8962TA

## Switching Timing



Figure $54 \quad t_{\mathrm{dr}(\mathrm{HS})}$ : Dependency of the slew rate resistor $\boldsymbol{R}_{\mathrm{SR}}$ on the switch ON delay time of the high-side switch of BTN8962TA


Figure 55 Dependency of the slew rate resistor $R_{S R}$ on the total rising time of the high-side switch with $t_{\mathrm{r}(\mathrm{HS}), \text { total }}=t_{\mathrm{r}(\mathrm{HS})}+t_{\mathrm{dr}(\mathrm{HS})}$ : BTN8962TA

High Current PN Half Bridge

## Switching Timing

5.2.2 Timing behavior for falling edge on high-side switch


Figure $56 \quad t_{f(H S)}$ : Dependency of the slew rate resistor $R_{S R}$ on the fall-time of the high-side switch of BTN8962TA


Figure $57 t_{\mathrm{df}(\mathrm{HS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch OFF delay time of the high-side switch of BTN8962TA

High Current PN Half Bridge

## Switching Timing



Figure 58 Dependency of the slew rate resistor $R_{\text {SR }}$ on the total fall-time of the high-side switch with $\boldsymbol{t}_{\mathrm{f}(\mathrm{HS}), \text { total }}=\boldsymbol{t}_{\mathrm{f}(\mathrm{HS})}+\boldsymbol{t}_{\mathrm{df}(\mathrm{HS})}:$ BTN8962TA

### 5.2.3 Timing behavior for rising edge on low-side switch



Figure $59 t_{\mathrm{r}(L \mathrm{~S})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the rise-time of the low-side switch of BTN8962TA

High Current PN Half Bridge

## Switching Timing



Figure $60 \quad t_{\mathrm{dr}(\mathrm{LS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch OFF delay time of the low-side switch of BTN8962TA


Figure 61 Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the total rising time of the low-side switch with $t_{\mathrm{r}(\mathrm{LS}) \text {,total }}=t_{\mathrm{r}(\mathrm{LS})}+t_{\mathrm{dr}(\mathrm{LS})}:$ BTN8962TA

High Current PN Half Bridge

## Switching Timing

5.2.4 Timing behavior for falling edge on low-side switch


Figure $62 \quad t_{f(L S)}$ : Dependency of the slew rate resistor $R_{S R}$ on the fall-time of the low-side switch of BTN8962TA


Figure $63 t_{\mathrm{df}(\mathrm{LS})}$ : Dependency of the slew rate resistor $R_{\mathrm{SR}}$ on the switch ON delay time of the low-side switch of BTN8962TA

High Current PN Half Bridge

## Switching Timing



Figure 64 Dependency of the slew rate resistor $R_{S R}$ on the total falling time of the low-side switch with $\boldsymbol{t}_{\mathrm{f}(\mathrm{LS}), \text { total }}=\boldsymbol{t}_{\mathrm{f}(\mathrm{LS})}+\boldsymbol{t}_{\mathrm{df}(\mathrm{LS})}:$ BTN8962TA

## Switching Timing

### 5.3 Error of total delay time

The resulting relative error for the $\pm 3 \sigma$ values, compared to the mean $t_{\mathrm{x}(\mathrm{HS}) \text {,total }}$ value, is summarized in Figure 65 /Figure 66 /Figure 67/Figure 68. The error is calculated as follows:

$$
\text { rel, error }=\frac{t_{x(\mathrm{HS}), \min / \max ^{-t_{x(\mathrm{HS})}, \text { mean }}}^{t_{x(\mathrm{HS}), \text { mean }}}}{\text { 信 }}
$$

## Equation 24

This parameter spread needs to be taken into account especially for short PWM cycle times, respectively high PWM frequencies. If the relative $t_{r(H S), \text { total }} / t_{f(\mathrm{HS}), \text { total }}$ error is in the same order of magnitude as the application's PWM cycle time, a separate calibration can be considered to measure the delay times of the individual BTx9yz devices.


Figure 65 Relative error of the total delay time $t_{r(H S), \text { total }}$ for rising edges. Relative error according to Equation 24 for BTN8962TA ( $V_{\mathrm{S}}=13,5 \mathrm{~V}, R_{\text {load }}=2 \Omega 30 \mu \mathrm{H}<L_{\text {load }}<40 \mu \mathrm{H}$ (in series to $R_{\text {load }}$ ), single pulse)

High Current PN Half Bridge

## Switching Timing



Figure 66 Relative error of the total delay time $t_{f(H S) \text {,total }}$ for falling edges. Relative error according to Equation 24 for BTN8962TA ( $V_{\mathrm{S}}=\mathbf{1 3 , 5} \mathrm{V}, R_{\text {load }}=2 \Omega \mathbf{3 0 \mu \mathrm { H }}<L_{\text {load }}<\mathbf{4 0 \mu \mathrm { H }}$ (in series to $R_{\text {load }}$ ), single pulse)


Figure 67 Relative error of the total delay time $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$ for rising edges. Relative error according to Equation 24 for BTN8982TA ( $V_{\mathrm{S}}=13,5 \mathrm{~V}, R_{\text {load }}=2 \Omega 30 \mu \mathrm{H}<L_{\text {load }}<40 \mu \mathrm{H}$ (in series to $R_{\text {load }}$ ), single pulse).

## Switching Timing



Figure 68 Relative error of the total delay time $t_{f(H S), \text { total }}$ for falling edges. Relative error according to Equation 24 for BTN8982TA ( $V_{\mathrm{S}}=13,5 \mathrm{~V}, R_{\text {load }}=2 \Omega 30 \mu \mathrm{H}<L_{\text {load }}<40 \mu \mathrm{H}$ (in series to $R_{\text {load }}$ ), single pulse).

### 5.4 Delay time calibration

One possibility to determine the total rising time $t_{r(H S), \text { total }}$ and the falling time $t_{f(H S) \text {,total }}$ respectively, is by measuring the time once in an end of line test. For such a (single) measurement, the influence of certain parameters like the supply voltage or the load current has to be considered as well and the test setup has to be adjusted accordingly.
It is also possible to use continuous calibration during operation. With such a method, the influence of changing outside parameters is constantly taken into account. In the following two chapters, an output voltage (Chapter 5.4.1) and current sense based calibration (Chapter 5.4.2) is suggested.

### 5.4.1 Output voltage based calibration

This method can be implemented if both the supply voltage $V_{\mathrm{S}}$ and the BTN89xy's output voltage $V_{\text {OUT }}$ at the OUT-pin are measured. In that case it would be possible to measure the time between setting the IN input pin from low to high (or from high to low for $t_{f(H S), \text { total }}$ ) and the point of time, the output voltage $V_{\text {OUT }}$ is greater than or equal to $0.8 \mathrm{~V}_{\mathrm{s}}$. The measurement procedure is illustrated in Figure 69.
The procedure for the total falling delay time $t_{f(\mathrm{HS}) \text {,total }}$ measurement can be performed in a similar fashion: the delay time between the falling edge of the IN -pin and the lower deviation of $20 \%$ of the $V_{O U T} \approx V_{\mathrm{S}}$ voltage level is considered.
If these two voltage levels are monitored during operation, an online calibration can be performed periodically, too.

High Current PN Half Bridge
Switching Timing


Figure 69 Measurement procedure for the total rising time $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$ based on two voltage measurements

### 5.4.2 Current sense based calibration

Two different calibration methods are available when only the current sense signal is monitored. One of these can be implemented as an end of line test, while the other is performed during live operation.


Figure 70 End of line test setup for timing calibration with ohmic load $R_{\text {test }}$

## Switching Timing

To determine the delay for a rising edge $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$, the voltage limit is set to the corresponding current level, which is reached with a voltage drop of $80 \%$ of $V_{\text {OUT }} \approx V_{\mathrm{S}}$ over the test resistor $R_{\text {test }}$, as shown in the test setup in Figure 70. As this test is based on the concurrency of the output voltage and current $I_{\mathrm{L}}$, only an ohmic load should be used. This setup results in the direct proportional context of $I_{\mathrm{L}}=V_{\mathrm{S}} / R_{\text {test }}$ and with the current sense function from Chapter 4.5:

$$
I_{\mathrm{IS}}=\frac{I_{L}}{\mathrm{~d} k_{\text {ILIS }}}+I_{\text {IS(offset) }}=\frac{V_{S}}{\mathrm{~d} k_{\text {IIIS }} \cdot R_{\text {test }}}+I_{\text {IS(offset) }}
$$

## Equation 25

The resulting voltage $V_{\text {ADC }}$ on the microcontroller's ADC input pin (according to Figure 70):
$V_{\mathrm{ADC}}=R_{12} \cdot I_{\text {IS }}=\frac{V_{\mathrm{S}} \cdot R_{12}}{\mathrm{~d} k_{\text {ILIS }} \cdot R_{\text {test }}}+I_{\text {IS(offset) }} \cdot R_{12}$

## Equation 26

This means that the comparator threshold should be set to a corresponding voltage level of:

$$
V_{\mathrm{ADC}, 80 \% V_{s}}=0.8 \cdot\left(\frac{V_{s} \cdot R_{12}}{\mathrm{~d} \mathrm{IILIS} \cdot R_{\text {test }}}+l_{\mathrm{IS}(\text { offset })} \cdot R_{12}\right)
$$

## Equation 27

This procedure allows to measure the input delay $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$ with a microcontroller's ADC in a predefined end of line test, with a known resistor $R_{\text {test }}$. The test is summarized in Figure 71. The time measurement is started in parallel to the rising edge of the $I N$ input pin. If the voltage level of $V_{A D C}$, as described in Equation 27, is reached, the resulting delay time $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$ can be calculated.

Switching Timing


Figure 71 Measurement procedure for the total rising time $t_{\mathrm{r}(\mathrm{HS}) \text {,total }}$ based on a current sense measurement

This procedure, which is described here for a rising edge, can be implemented in a similar manner to measure the total delay for a falling edge, $t_{f(H S), \text { total }}$, on the $\mathrm{IN}-\mathrm{pin}$, too.

### 5.5 ADC Timing for current measurement

One way to measure the current value for motor control applications is in the center of the PWM duty cycle. The corresponding measuring time frame is summarized in Figure 72. Based on the value of resistor $R_{S R}$, the time frame is limited by the worst case (min./max.) switching times, $t_{f(H), \text { total, min }}$ and $t_{r(H S), \text { total,max. }}$ Alternatively, the timing could be based on the delay time calibration/measurement described in the previous Chapter 5.4.

### 5.5.1 Current sense ADC timing

Based on Figure 72, the time window for an ADC measurement $t_{\mathrm{h}(\mathrm{HS}) \text {, meas }}$ for a high output signal can be calculated as follows:

$$
t_{h(\mathrm{HS}), \text { meas }}=T_{\mathrm{ON}}+t_{f(\mathrm{HS}), \text { total, } \min }-t_{r(\mathrm{HS}), \text { total, max }}
$$

## Equation 28

As previously described, the on-time $T_{\text {ON }}$ is based on the following relationship:

## Switching Timing

$T_{\mathrm{ON}}=T_{\mathrm{PWM}} \cdot \mathrm{DC}$

## Equation 29

$T_{\text {PWM }}$ is the PWM-period-time ( $\left.T_{\text {PWM }}=1 / f_{\text {PWM }}\right)$ and DC corresponds to the duty cycle. This results in:
$t_{h(\mathrm{HS}), \text { meas }}=T_{\mathrm{PWM}} \cdot \mathrm{DC}+t_{f(\mathrm{HS}), \text { total, min }}-t_{r(\mathrm{HS}), \text { total, max }}$

## Equation 30

If the measurement should be started in the center of the ADC time window $t_{\mathrm{h}(\mathrm{HS}) \text {, meas }}$, the sample delay $t_{\text {sample }}$ has to be set to the following:
$t_{\text {sample }}=t_{r(\mathrm{HS}), \text { total, } \max }+\frac{t_{h(\mathrm{HS}), \text { meas }}}{2}$

## Equation 31

If the ADC measurement time window should be placed right in the center of $t_{\mathrm{h}(\mathrm{HS}) \text {, meas }}$ for a given ADC conversion time $t_{\mathrm{ADC}}$, the sample delay time $t_{\text {sample }}$ can be calculated as follows:
$t_{\text {sample }}=t_{r(\mathrm{HS}), \text { total, max }}+\frac{t_{h(\mathrm{HS}), \text { meas }}{ }^{-t_{\mathrm{ADC}}}}{2}$

## Equation 32

This measurement scenario is illustrated in Figure 72.

## Switching Timing



Figure 72 Timing for current measurement for high input on IN-pin, with ideal ADC sampling time window

### 5.5.2 Offset current calibration ADC timing

With an additional ADC measurement at low input signals, an online compensation of the IS-pin's offset current $I_{I S(\text { offset })}$ can be executed. Based on Figure 73 and comparable to the current measurement in the previous
Chapter 5.5.1, the different sampling timings for a low input level can be calculated in a similar fashion. The time window of the ADC measurement $t_{f(H), \text { meas }}$ for a low output signal can be calculated as follows:
$t_{f(\mathrm{HS}), \text {, meas }}=T_{\mathrm{PWM}} \cdot(1-\mathrm{DC})+t_{\mathrm{dr}(\mathrm{HS}), \text { min }}-t_{f(\mathrm{HS}), \text { total, max }}$

## Equation 33

If the ADC measurement should be triggered right in the center of the time window $t_{\mathrm{h}(\mathrm{HS}) \text {,meas }}$, the required sample delay $t$ 'sample can be calculated according to Figure 73:

$$
t_{\text {sample }}^{\prime}=t_{f(\mathrm{HS}), \text { total, max }}+\frac{t_{f(\mathrm{HS}), \text { meas }}}{2}
$$

## Equation 34

The resulting trigger point with the sample delay time $t$ 'sample is marked in Figure 73 (red).
If the ADC sampling window should be placed in the center of $t_{\mathrm{h}(\mathrm{HS}) \text {, meas }}$, the sample delay time $t$ 'sample should be set to:

## Switching Timing

$$
t_{\text {sample }}^{\prime}=t_{f(\mathrm{HS}), \text { total, } \max }+\frac{t_{f(\mathrm{HS}), \text { meas }}-t_{\mathrm{ADC}}}{2}
$$

## Equation 35

In the case of a fault condition, the IS-pin will provide a constant current of $/ I_{\text {IS (lim) }}$, instead of the current sense functionality. This current $I_{\mathrm{IS}(\mathrm{lim})}$ can be clearly distinguished from the lower offset current $I_{\mathrm{IS}(\text { offset) }}$. Further details are described in Chapter 4.5.1.1.


Figure 73 Timing for current measurement for low input on IN-pin

### 5.6 Allowed PWM setup for current sense ADC measurements

Based on the previous Chapter 5.5, a relationship between the lowest possible duty cycle $D C_{\text {min }}$, corresponding to the minimal time $T_{\mathrm{ON}, \min }$, and the PWM frequency can be set up. The worst case (max.) ADC conversion time window is $t_{\mathrm{ADC}, \text { max }}$. For a worst case analysis, the following assumption must be respected in any case, as the time window for the ADC measurement $t_{\mathrm{h}(\mathrm{HS}), \text { meas }}$, according to Equation 30 , has to be greater than $t_{\mathrm{ADC}, \text { max }}$ :
$t_{\mathrm{ADC}, \max } \leq T_{\mathrm{PWM}} \cdot \mathrm{DC}+t_{\mathrm{df}(\mathrm{HS}), \text { min }}-t_{r(\mathrm{HS}), \text { total, max }}$

## Equation 36

For certain typical values for resistor $R_{S R}(1 \mathrm{k} \Omega, 5 \mathrm{k} \Omega$ and $10 \mathrm{k} \Omega$ ) and certain maximal ADC conversion times $t_{\text {ADC, max }}$, the minimal duty cycles should be respected, as shown in Figure 74 (BTN8962TA) / Figure 77 (BTN8982TA) for $R_{\mathrm{SR}}=1 \mathrm{k} \Omega$, Figure 75 (BTN8962TA) / Figure 78 (BTN8982TA) for $R_{\mathrm{SR}}=5 \mathrm{k} \Omega$ and Figure 76 (BTN8962TA) / Figure 79 (BTN8982TA) for $R_{\mathrm{SR}}=10 \mathrm{k} \Omega$.

High Current PN Half Bridge

## Switching Timing

### 5.6.1 <br> BTN8962TA



Figure 74 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\text {SR }}=1 \mathrm{k} \Omega$, for BTN8962TA


Figure 75 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\text {SR }}=5 \mathrm{k} \Omega$, for BTN8962TA

High Current PN Half Bridge

## Switching Timing



Figure 76 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\mathrm{SR}}=10 \mathrm{k} \Omega$, for BTN8962TA

## 5.6 .2 <br> BTN8982TA



Figure 77 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\text {SR }}=1 \mathrm{k} \Omega$, for BTN8982TA

Switching Timing


Figure 78 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\text {SR }}=5 \mathrm{k} \Omega$, for BTN8982TA


Figure 79 Minimal allowed duty cycle $D C_{\text {min }}$ for a given PWM frequency $f_{\text {PWM }}$, a ADC conversion time $t_{\text {ADC }}$ and $R_{\mathrm{SR}}=10 \mathrm{k} \Omega$, for BTN8982TA

### 5.6.3 Example calculation

For an example application with the BTN8962TA, the following parameter values are assumed:

- PWM frequency $f_{\mathrm{PWM}}=20 \mathrm{kHz}$, resulting in $T_{\mathrm{PWM}}=1 / f_{\mathrm{PWM}}=50 \mu \mathrm{~s}$
- $D C_{\text {min }}=25 \%$


## Switching Timing

- $\quad R_{\mathrm{SR}}=1 \mathrm{k} \Omega$ resulting in $t_{\mathrm{df}(\mathrm{HS}), \min }=1,971 \mu \mathrm{~s}$ and $t_{\mathrm{r}(\mathrm{HS}), \text { total, } \text { max }}=4,321 \mu \mathrm{~s}$

This setup results in the max. ADC conversion time window $t_{A D C, \text { max }}$ :
$t_{\mathrm{ADC}, \text { max }}=T_{\mathrm{PWM}} \cdot \mathrm{DC}+t_{\mathrm{df}(\mathrm{HS}), \text { min }}-t_{r(\mathrm{HS}), \text { total, max }}$

## Equation 37

$t_{\text {ADC }, \max }=50 \mu \mathrm{~s} \cdot 0,25+1,971 \mu \mathrm{~s}-4,321 \mu \mathrm{~s} \approx 10,2 \mu \mathrm{~S}$

## Equation 38

## Switching Timing

## $5.7 \quad$ Output duty cycle relationships

The output duty cycle do not have an exact linear relationship with the input duty cycle. The different PWM IN to OUT transfer functions depend on the PWM frequency and the device specific timings. Rising time, falling time and switch on/off delay times have to be taken into account for calculating the output duty cycle as shown in Figure 80. The output duty cycle is mainly influenced by the switch on/off delay times. Especially for low input PWM frequency, the rising/falling times have only minor impact on $\mathrm{DC}_{\text {out }}$.
As shown in Equation 39, the $T_{\mathrm{ON}(O U T)}$ is mainly influenced by switch on delay time, rising time and switch off time:

$$
T_{\mathrm{ON}(\mathrm{OUT})}=\mathrm{DC}_{\mathrm{OUT}} \cdot T=\mathrm{DC}_{\mathrm{IN}} \cdot T+t_{\mathrm{df}(\mathrm{HS})}-t_{r(\mathrm{HS})}-t_{\mathrm{dr}(\mathrm{HS})}
$$

## Equation 39

The output duty cycle can be derived from the formula above:

$$
\mathrm{DC}_{\mathrm{OUT}}=\frac{T_{\mathrm{ON}(\mathrm{OUT})}}{T}=\mathrm{DC}_{\mathrm{IN}}+f \cdot\left(t_{\mathrm{df}(\mathrm{HS})}-t_{r(\mathrm{HS})}-t_{\mathrm{dr}(\mathrm{HS})}\right)
$$

## Equation 40

Since $\mathrm{DC}_{\text {out }}$ is mainly influenced by switch on/off delay times, the output duty cycle equation can be simplified as:

$$
\mathrm{DC}_{\mathrm{OUT}}=\frac{T_{\mathrm{ON}(\mathrm{OUT})}}{T} \approx \mathrm{DC}_{\mathrm{IN}}+f \cdot\left(t_{\mathrm{df}(\mathrm{HS})}-t_{\mathrm{dr}(\mathrm{HS})}\right)
$$

## Equation 41



Figure 80 Definition of duty cycle for load to GND
Since the switching on/off times are adjustable by varying the slew rate resistor, the output duty cycle spread is mainly caused by the different $\mathrm{R}_{\text {SR }}$ values. The output duty cycle spreads of BTN8982TA and BTN8962TA at a PWM frequency of 20 kHz are shown in Figure 81 and Figure 82. The curves are fitted to the discrete measurement data of ( $\mathrm{DC}_{\mathrm{IN}}, \mathrm{DC} \mathrm{COUT}$ ) points.

## Switching Timing



Figure 81 PWM IN to OUT, $R_{\text {LOAD }}=2 \Omega, \mathrm{I}_{\text {LOAD }}=\mathbf{3 7} \boldsymbol{\mu H}, \mathrm{PWM}=\mathbf{2 0} \mathrm{kHz}$, for BTN8982TA


Figure 82 PWM IN to OUT, $R_{\text {LOAD }}=2 \Omega, I_{\text {LOAD }}=\mathbf{3 7} \mu \mathrm{H}, \mathrm{PWM}=\mathbf{2 0} \mathrm{kHz}$, for BTN8962TA

### 5.7.1 The device specific spread of the output duty cycle

The switching on/off times for each individual device are also influenced by the charging/discharging times of the MOSFETs. Due to process variation, the different gate capacitance of the MOSFETs and the spread of the gate driver current also lead to different switching times, and cause the $\mathrm{DC}_{\text {OUT }}$ spread of the devices shown in Figure 83.

High Current PN Half Bridge

## Switching Timing



Figure 83 The spread of the output duty cycle caused by process variation, $R_{\text {LOAD }}=2 \Omega, \mathrm{I}_{\text {LOAD }}=\mathbf{3 7} \mu \mathrm{H}, \mathrm{f}=$ 20 kHz, for BTN8962TA

The blue curve shows one output duty cycle based on the measurement of one BTN8962TA. When $D C_{\text {IN }}{ }^{*} T$ is lower than the total rising time, the MOSFET is not switched on, and the output duty cycle will be $0 \%$. If the ( $1-$ $\left.D C_{\text {IN }}\right)^{*} T$ is lower than the total falling time, the MOSFET can not be switched off, and the output duty cycle will be $100 \%$. $A$ and $B$ are the saturation points for the measured device. $A l l D C_{I N}$ lower than saturation point $A$ or higher than saturation point $B$ will generate a DC voltage at output.
The purple curve indicates the estimated worst case of the output duty cycle. In this extreme scenario, the range of the output duty cycle is calculated by using the maximum $t_{\mathrm{dr}(\mathrm{HS})}$ and $t_{\mathrm{df}(\mathrm{HS})}$ in the datasheet.

### 5.7.2 Output duty cycle improvement methods

For high end applications, output duty cycle improvement methods are highly recommended to improve the precision of the $\mathrm{DC}_{\text {Out }}$. It can be implemented in two different improvement methods: by performing end of the line calibration or an output duty cycle control loop.

- End of the line calibration: This method requires the measurement of some typical and predefined testing points(several $D C_{\text {IN }}$ ) for each device. The set of the measurement data or a parameter set can be stored in a microctroller. Based on the data set, a proper input duty cycle could be selected by using curve fitting or interpolation to generate an expected output duty cycle.
- Output duty cycle control loop: It is a real time operation. Instead of measuring the predefined test points once, the output duty cycle is measured by the microcontroller during the operation continuously as shown in Figure 84. The input duty cycle then is adapted accordingly by a control algorithm(e.g. PIDcontroller), to equal the value of a desired output duty cycle set-point. This real time calibration method


## Switching Timing

also allows compensating of temperature or supply voltage dependencies during operation, thus a higher accuracy can be achieved compared to the end of the line calibration.


Figure 84 Output duty cycle control loop

Power Dissipation

## 6 Power Dissipation

The device dissipates some power. This power dissipation is generated in the top chip and in the individual MOSFETs. The high currents in the MOSFETs generate most of the power dissipation. The following consideration is based on several assumptions, so the result is ultimately an estimation which should help you understand the general trend.

The power dissipation in the MOSFETs consists mainly of conducted losses and switching losses. Losses in the body diode only occur during the cross current protection phase. They are therefore not taken into consideration.

### 6.1 Power dissipation of the control chip (top chip)

The control chip consumes a certain amount of current, and this causes power dissipation. In DC-mode the following equation describes the power dissipation in the control chip:

$$
P_{\mathrm{CC}-\mathrm{DC}}=\left(I_{\mathrm{VS}(\mathrm{ON})}+I_{\mathrm{IS}}\right) \cdot V_{\mathrm{S}}
$$

## Equation 42

In PWM-mode, an additional current is needed to charge/discharge the MOSFET gates. This leads to the following PWM power dissipation:

$$
P_{\mathrm{CC}-\mathrm{PWM}}=Q_{\text {tot }} \cdot V_{S} \cdot f_{\mathrm{PWM}}
$$

## Equation 43

The gate charges for the BTN89xx are specified in the table below:
Table $8 \quad Q_{\text {tot }}$ of BTN896x and BTN898x

| Product | Total gate charge |
| :--- | :--- |
| BTN8960 /62 | 450 nC |
| BTN8980 /82 | 550 nC |

Power dissipation in the control chip can be calculated as follows:

$$
P_{\mathrm{CC}}=P_{\mathrm{CC}-\mathrm{DC}}+P_{\mathrm{CC}-\mathrm{PWM}}=\left(l_{\mathrm{Vs}(\mathrm{ON})}+I_{\mathrm{IS}}\right) \cdot V_{\mathrm{S}}+Q_{\mathrm{tot}} \cdot V_{\mathrm{S}} \cdot f_{\mathrm{PWM}}
$$

## Equation 44

### 6.2 Conduction power dissipation

In the ON-state, a MOSFET has a specific $R_{\text {ON }}$ which is listed in the data sheet. $R_{\text {ON }}$ is different for the high-side (HS) and the low-side (LS) MOSFETs. This means that $R_{\mathrm{ON}}$ must be selected according to the driving situation. A current flowing through this transistor generates the following conducted losses:

$$
P_{\mathrm{CL}}=I^{2} \cdot R_{\mathrm{ON}}
$$

## Equation 45

In case the NovalithIC ${ }^{\text {rm }}$ is driven in a static condition, Equation 45 can be used to estimate the static conducted losses for the high-side or low-side MOSFET.

## Power Dissipation

### 6.3 Power dissipation due to switching

With PWM control, switching losses need to be taken into account because they generate most of the power dissipation for high PWM frequencies. The NovalithIC ${ }^{\text {TM }}$ devices are designed to drive motors or other inductive loads. This chapter deals with switching losses that are generated while driving an inductive load.


Figure 85 High-side switching scenario of BTN89xy
The current in an inductor cannot be changed abruptly (rule of Lenz). As shown in Figure 85, the current in the high-side (HS) MOSFET is driven by the motor inductance as long as the OUT voltage drops one $V_{\text {BE }}$ below GND and the current is flowing through the body diode of the low-side (LS) MOSFET. This means that the current $/ \mathrm{HS}$ is flowing in the high-side (HS) MOSFET, even though this is in linear mode during $t_{\mathrm{HS} \text {-off. }}$.
The NovalithIC ${ }^{\text {TM }}$ has a cross-current protection mechanism which ensures that an output MOSFET is turned on only when the other one is off. This causes a free wheeling current through the MOSFET body diode ( $V_{\text {BE }}$ in
Figure 85) before the resistive path is switched on. The power dissipation caused by the body diode is negligible and thus not taken into account in this estimation.
The rise- and fall-time in the data sheet is the period during which the output voltage decreases from $80 \%$ to $20 \%$. In order to determine the switching losses, we need to determine the time required to decrease the output voltage from $100 \%$ to $0 \%$. The $t_{\mathrm{HS} \text {-off }}$ can be estimated from the data sheet parameters with the Equation 46 accordingly.

$$
t_{\mathrm{HS}-\mathrm{off}}=\frac{t_{f(\mathrm{HS})}}{0.5}
$$

Factor 0.5 is related to $\Delta V_{\text {OUT }}$ from $0 \%$ to $100 \%$

## Equation 46

For the other switching times ( $t_{\mathrm{HS}-\mathrm{on}}, t_{\mathrm{LS} \text {-off }}$ and $t_{\mathrm{LS}-\text { on }}$ ) Equation 46 can be used to perform the same calculation using the corresponding data sheet parameters $\left(t_{r(\mathrm{HS})}, t_{f(L \mathrm{~S})}\right.$ and $\left.t_{\mathrm{r}(\mathrm{LS})}\right)$.
Other assumptions, with a minor effect on the result, include the following:

- The load current during the switching process is constant.
- $\quad V_{\text {OUt }}$ and $V_{\mathrm{DS}(\mathrm{HS})}$ have linear behavior.
- The switching times are assumed as equal and in the following always referred to as $t_{\mathrm{Hs} \text {-off }}$

The switching energy $E_{\text {SL }}$ is shown in Figure 85 and can be estimated using Equation 47 below:

## Power Dissipation

$$
E_{\mathrm{SL}}=\int_{t_{\mathrm{SL1}}}^{t_{\mathrm{SL} 2}} V_{S} \cdot I_{\mathrm{OUT}} \mathrm{~d} t=\frac{V_{S} \cdot I_{\mathrm{OUT}}}{2} \cdot t_{\mathrm{HS}-\text { off }}
$$

## Equation 47

From the switching energy $E_{S L}$ the average power loss $P_{\text {SL }}$ can be determined with two switching times per PWM period. This is shown in Equation 48:

$$
\overline{P_{\mathrm{SL}}}=\frac{v_{\mathrm{S}} \cdot I_{\mathrm{OUT}}}{2} \cdot 2 \cdot t_{\mathrm{HS}-\text { off }} \cdot f_{\mathrm{PWM}}=v_{S} \cdot I_{\mathrm{OUT}} \cdot t_{\mathrm{HS}-\text { off }} \cdot f_{\mathrm{PWM}}
$$

## Equation 48

### 6.4 Entire power dissipation of the MOSFETs

The average power dissipation in PWM-mode consists of the switching losses plus the conducted losses, as shown in Figure 86. We must take into account that the losses occur in the high-side (HS) and low-side (LS) MOSFET. In the example of Figure 85, where the motor is connected to GND, the switching losses occur in the high-side (HS) MOSFET. The conducted losses occur in the high-side (HS) MOSFET during the ON-phase and in the low-side (LS) MOSFET in the free wheeling phase, as shown in Figure 86.
In PWM-mode, the PWM-period-time is:

$$
T_{\mathrm{PWM}}=\frac{1}{f_{\mathrm{PWM}}}
$$

## Equation 49

The duty cycle (DC) of the PWM-mode is the relation between the ON-time and the PWM-period-time in percent.

$$
\mathrm{DC}=\frac{T_{\mathrm{ON}}}{T_{\mathrm{PWM}}}
$$

## Equation 50



Figure 86 Entire power dissipation of BTN89xy with the motor connected to GND
In Chapter 6.4.2 and Chapter 6.4.3 the power dissipation is estimated separately for the high-side (HS) and lowside (LS) MOSFET.

## Power Dissipation

### 6.4.1 PWM control and the duty cycle constraints

If $t_{\text {FW }}$ is close to or below zero, no freewheeling occurs. $V_{\text {OUT }}$ does not go below GND. This means that only switching losses are generated. Thus, a duty cycle generating $t_{\text {FW }} \leq 0$ is insufficient to control the motor current and therefore not taken into account in the following calculations. In this case, the high-side (HS) MOSFET should be permanently on.
The same is valid for $t_{\mathrm{ON}} \leq 0$. In this case, the low-side (LS) MOSFET should be permanently on.
Extremely low or high duty cycle values required by real applications can be achieved by increasing the switching speed and/or by increasing $T_{\text {PWM }}$.

### 6.4.2 Entire power dissipation in the actuator MOSFET

In the motor-to-GND scenario the actuator MOSFET is the high-side (HS) MOSFET, as in Figure 85 and in motor-to- $V_{S}$ scenario, the actuator MOSFET is the low-side (LS) MOSFET. The entire power dissipation consists of two times the switching losses plus the conducted losses in the ON-phase, as shown in Figure 86. The time of the ON-phase in PWM-mode is provided by the following equation:

$$
t_{\mathrm{ON}}=T_{\mathrm{ON}}-t_{\mathrm{HS}-\text { on }}
$$

## Equation 51

As mentioned in Other assumptions on page 80 switching times are assumed as equal and named as $t_{\mathrm{HS} \text {-off: }}$ :
$t_{\mathrm{ON}}=T_{\mathrm{ON}}-t_{\mathrm{HS}-\text { off }}$

## Equation 52

Equation for estimate the total conducted energy in the actuator MOSFET:

$$
E_{\mathrm{act}}=2 \cdot E_{\mathrm{SL}}+E_{\mathrm{ON}}=V_{S} \cdot I_{\mathrm{OUT}} \cdot t_{\mathrm{HS}-\mathrm{off}}+I_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}, \mathrm{act}} \cdot t_{\mathrm{ON}}
$$

## Equation 53

From Equation 53 the average power dissipation in the actuator MOSFET can be determined by multiplying Equation 53 by $f_{\text {PWM }}$ :

$$
\overline{P_{\mathrm{act}}}=E_{\mathrm{act}} \cdot f_{\mathrm{PWM}}=\left(V_{S} \cdot I_{\mathrm{OUT}} \cdot t_{\mathrm{HS}-\mathrm{off}}+I_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}, \text { act }} \cdot t_{\mathrm{ON}}\right) \cdot f_{\mathrm{PWM}}
$$

## Equation 54

Equation 54 is an estimation of the average power dissipation in the actuator MOSFET. In Figure 85, this is the high-side (HS) MOSFET.

### 6.4.3 Entire power dissipation in the freewheeling MOSFET

In the motor-to-GND scenario, the freewheeling MOSFET is the low-side (LS) MOSFET, as in Figure 85, and in the motor-to- $V_{s}$ scenario, the freewheeling MOSFET is the high-side (HS) MOSFET. The entire power dissipation consists of the conducted losses in the freewheeling phase, as shown in Figure 86. The duration of the freewheeling phase in PWM-mode is provided by the equation below:

$$
t_{\mathrm{FW}}=T_{\mathrm{PWM}}-T_{\mathrm{ON}}-t_{\mathrm{HS}-\text { off }}
$$

## Equation 55

## Power Dissipation

## Note: $\quad$ For the proper use of Equation 55 refer to Chapter 6.4.1.

Equation to determine the entire freewheeling energy in the freewheeling MOSFET:

$$
E_{\mathrm{FW}}=I_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}, \mathrm{FW}} \cdot t_{\mathrm{FW}}=I_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}, \mathrm{FW}} \cdot\left(T_{\mathrm{PWM}}-T_{\mathrm{ON}}-t_{\mathrm{HS}-\mathrm{off}}\right)
$$

## Equation 56

From Equation 56 the average power dissipation in the freewheeling MOSFET can be determined by multiplying Equation 56 by $f_{\text {PWm }}$ :

$$
\overline{P_{\mathrm{FW}}}=E_{\mathrm{FW}} \cdot f_{\mathrm{PWM}}=l_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}, \mathrm{FW}} \cdot\left(T_{\mathrm{PWM}}-T_{\mathrm{ON}}-t_{\mathrm{HS}-\text { off }}\right) \cdot f_{\mathrm{PWM}}
$$

## Equation 57

Equation 57 is an estimation of the average power dissipation in the freewheeling MOSFET. In Figure 85, this is the low-side (LS) MOSFET.

### 6.5 Entire power dissipation in the NovalithIC ${ }^{\text {TM }}$

To determine the entire power dissipation in the NovalithIC ${ }^{T M}$, combine Equation 54, Equation 57 and Equation 44.

$$
\overline{P_{\text {Nova }}}=\overline{P_{\mathrm{act}}}+\overline{P_{\mathrm{FW}}}+P_{\mathrm{CC}}
$$

## Equation 58

Equation 58 is the average of the different power losses in one PWM period, as shown in Figure 86, plus the power losses in the control chip.

### 6.6 Simplifications

Because the losses in the control chip are typically negligible in comparison with the losses in the MOSFETs, they are neglected in this simplification.
Taking into account that the high-side (HS) and the low-side (LS) MOSFET are in a similar $R_{\text {ON }}$ range, the equation for determining the entire power dissipation in the NovalithIC ${ }^{T M}$ can be significantly reduced by using the same $R_{\text {ON }}$ for both the high-side (HS) and the low-side (LS) MOSFET. The more conservative approach is to use the higher $R_{\mathrm{ON}}$ of both.
The idea behind this is to have the same $R_{\mathrm{ON}}$ for the conducted losses of the ON - and the freewheeling phase, according to Figure 86. Due to this simplification the energy in one PWM- period is two times the switching losses $E_{\mathrm{SL}}$ and $R_{\mathrm{ON}}$ losses during the remaining time:

$$
E_{\mathrm{Nova}}=2 \cdot E_{\mathrm{SL}}+P_{\mathrm{CL}} \cdot\left(T_{\mathrm{PWM}}-2 \cdot t_{\mathrm{HS}-\text { off }}\right)
$$

## Equation 59

$$
E_{\text {Nova }}=2 \cdot \frac{v_{s} \cdot I_{\mathrm{OUT}}}{2} \cdot t_{\mathrm{HS}-\text { off }}+I_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}} \cdot\left(T_{\mathrm{PWM}}-2 \cdot t_{\mathrm{HS}-\text { off }}\right)
$$

## Equation 60

From the simplified NovalithIC ${ }^{\text {TM }}$ energy to the simplified NovalithIC ${ }^{\text {TM }}$ power dissipation by multiplying Equation 60 by $f_{\text {PWм }}$ :

## Power Dissipation

$$
\overline{P_{\text {Nova }, S}}=\left(v_{S} \cdot I_{\text {OUT }} \cdot t_{\mathrm{HS}-\text { off }}+l_{\mathrm{OUT}}^{2} \cdot R_{\mathrm{ON}} \cdot\left(T_{\mathrm{PWM}}-2 \cdot t_{\mathrm{HS}-\text { off }}\right)\right) \cdot f_{\mathrm{PWM}}
$$

## Equation 61

Thermal Performance

## $7 \quad$ Thermal Performance

The PCB used for the simulation is compliant with JEDEC 2s2p (JESD 51-5, JESD 51-7) and JEDEC 1s0p (JESD 51-3), as described in Table 9. For 1s0p, a cooling area of $600 \mathrm{~mm}^{2}$ and $300 \mathrm{~mm}^{2}$ is additionally considered.

Table $9 \quad$ PCB specification

| Dimensions | $76.2 \times 114.3 \times 1.5 \mathrm{~mm}^{3}$ | $\lambda_{\text {therm }}[\mathrm{W} / \mathrm{m} \cdot \mathrm{K}]$ |
| :--- | :--- | :--- |
| Material | FR4 | 0.3 |
| Metallization | JEDEC 2s2p (JESD 51-7) $+(J E S D ~ 51-5)$ <br> JEDEC 1s0p (JESD 51-3) + Cooling Area | 388 |
| Cooling Area | $600 \mathrm{~mm}^{2}, 300 \mathrm{~mm}^{2}$, footprint |  |
| Thermal Vias | $\emptyset=0.3 \mathrm{~mm} ;$ plating $25 \mu \mathrm{~m} ; 40$ pcs. |  |
| Package Attach $[50 \mu \mathrm{~m}]$ | Solder | 55 |

The cross section of JEDEC $2 s 2 p$ is shown in Figure 87.

*: means percentual Cu metalization on each layer
Figure 87 Cross section JEDEC 2s2p
The cross section of JEDEC 1s0p is shown in Figure 88.


Figure 88 Cross section JEDEC 1s0p

High Current PN Half Bridge

## Thermal Performance

### 7.1 Zth simulation results



Figure $89 \quad Z_{\text {th-ja }}$ for BTN8960/62, in PG-T0263-7-1, (LSS: low-side switch, HSS: high-side switch)


Figure $90 \quad Z_{\text {th-ja }}$ for BTN8980/82, in PG-TO263-7-1, (LSS: low-side switch, HSS: high-side switch)

## Thermal Performance



Figure $91 \quad Z_{\text {th-jc }}$ for BTN8960/62/80/82, in PG-TO263-7-1, (LSS: low-side switch, HSS: high-side switch)

### 7.2 Thermal RC-network

The thermal behavior of the BTN89xy can be simulated based on the thermal RC-network shown in Figure 92. The abbreviations can be found in Table 10.

Table 10 Abbreviations for the thermal RC-network of BTN89xy

| Abbreviation | Description (temperature level) |
| :--- | :--- |
| GND | Thermal ground, corresponds to ambient temperature |
| CC | Control chip with temperature sensor for overtemperature detection |
| LS | Low-side MOSFET |
| HS | High-side MOSFET |



Figure 92 Schematic of the thermal RC-network for BTN89xy

BTN8960 /62 /80 /82
High Current PN Half Bridge

## Thermal Performance

### 7.2.1 Parameters for BTN8960/62

For the thermal RC-network, which is shown in Figure 92, the values of the BTN8960/62 for the resistors can be found in Table 11 and for the capacities in Table 12, depending on the test condition (PCB).

Table 11 Thermal RC-network resistor values for BTN8960/62

| Parameter | 1s0p | 2s2p | 300 mm ${ }^{2}$ | 600 mm ${ }^{2}$ |
| :---: | :---: | :---: | :---: | :---: |
| R1 | 4.13479 | 6.14635 | 4.36197 | 3.28848 |
| R2 | 9.49529 | 6.99412 | 8.86409 | 10.2156 |
| R3 | 6.04676 | 6.24923 | 6.00779 | 5.73654 |
| R4 | 1997.68 | 1999.98 | 9989.45 | 9989.4 |
| R5 | 24.6962 | 14.3669 | 26.5405 | 23.2126 |
| R6 | 0.765526 | 0.825716 | 0.784931 | 0.793983 |
| R7 | 709.461 | 21.7132 | 712.375 | 703.027 |
| R8 | 24.0397 | 959.748 | 98.4013 | 83.6365 |
| R9 | 0.509237 | 0.277148 | 0.267684 | 0.257237 |
| R10 | 0.0201271 | 0.219217 | 0.159445 | 0.17652 |
| R11 | 0.0134086 | 0.753008 | 0.0120334 | 0.0123115 |
| R12 | 48.4465 | 75.4798 | 187.262 | 157.461 |
| R13 | 2.15834 | 0.703103 | 41.9972 | 47.1135 |
| R14 | 827.333 | 312.256 | 793.297 | 744.845 |
| R15 | 1.89889 | 1.16198 | 1.93861 | 1.90089 |
| R16 | 5.67666 | 1.27492 | 3.89945 | 3.75373 |
| R17 | 30.7871 | 257.22 | 3.29846 | 4.09169 |
| R18 | 954.388 | 1715.55 | 685.267 | 466.671 |
| R19 | 0.666271 | 183.372 | 1.66419 | 2.4898 |
| R20 | 9.17544 | 11.5243 | 49.7984 | 49.454 |
| R21 | 8.86655 | 132.758 | 4.50777 | 5.96947 |
| R22 | 3.64248 | 4.55264 | 20.7864 | 22.0143 |
| R23 | 1.54282 | 47.1593 | 9.53249 | 12.2849 |
| R25 | 0.0115874 | 0.0111131 | 0.0120082 | 0.0107333 |
| R26 | 59.2163 | 3.41491 | 16.2884 | 10.0589 |

Table 12 Thermal RC-network capacitor values for BTN8960/62

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| C1 | $9.01 \mathrm{E}-07$ | $8.11 \mathrm{E}-06$ | $9.00 \mathrm{E}-06$ | $1.33 \mathrm{E}-05$ |
| C2 | 0.0096747 | 0.00768932 | 0.00857854 | 0.0093771 |
| C3 | 0.00328475 | 0.00461763 | 0.00376799 | 0.00326148 |

BTN8960 /62 /80 /82
High Current PN Half Bridge

## Thermal Performance

Table 12 Thermal RC-network capacitor values for BTN8960/62 (continued)

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| C4 | 0.00117103 | 0.0011541 | 0.0011511 | 0.00116079 |
| C5 | 1.92349 | 0.419775 | 2.01168 | 2.98621 |
| C6 | 0.259815 | 0.361034 | 0.236595 | 0.25227 |
| C7 | 2.30445 | 1.17886 | 0.502516 | 0.85818 |
| C8 | 0.0924509 | 0.169357 | 0.147342 | 0.233769 |
| C10 | 0.0759261 | 0.000081424 | 0.146105 | 0.138098 |
| C11 | 0.874947 | 0.681589 | 0.005741 | 0.00594316 |
| C12 | 0.0219339 | 0.641786 | 0.40078 | 0.441664 |
| C13 | 0.00211971 | 0.00072605 | 0.00200476 | 0.00193489 |
| C14 | 0.0518487 | 0.0149359 | 0.0742448 | 0.0420656 |
| C15 | 0.45993 | 0.0446105 | 0.746801 | 0.67808 |
| C16 | 0.264822 | 0.17218 | 0.253172 | 0.228248 |
| C17 | 2.00613 | 0.960968 | 0.182447 | 0.152115 |
| C18 | 0.0477427 | 0.157112 | 0.3562 | 0.3517 |
| C19 | 2.21387 | 7.70672 | 1.95155 | 1.56875 |
| C20 | 5.75675 | 0.482909 | 0.455128 | 0.706 |
| C23 | 0.00483449 | 0.00210439 | 0.0014892 | 0.00143505 |
| C24 |  |  |  |  |

### 7.2.2 Parameters for BTN8980/82

For the thermal RC-network, which is shown in Figure 92, the values of the BTN8980/82 for the resistors can be found in Table 13 and for the capacities in Table 14, depending on the test condition (PCB).

Table 13 Thermal RC-network resistor values for BTN8980/82

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| R1 | 14.7357 | 14.607 | 14.5115 | 14.4932 |
| R2 | 1.41757 | 2.99853 | 0.892556 | 0.662104 |
| R3 | 4.68444 | 2.59111 | 4.77943 | 5.04297 |
| R4 | 417.267 | 996.831 | 999.052 | 962.665 |
| R5 | 112.975 | 18.9927 | 52.4443 | 41.5135 |
| R6 | 0.631354 | 0.586299 | 0.663352 | 0.592812 |
| R7 | 32.786 | 17.7176 | 12.9216 | 10.8754 |
| R8 | 238.436 | 60.6471 | 141.19 | 133.593 |
| R9 | 0.010794 | 0.253683 | 0.0664578 | 0.0534714 |

BTN8960 /62 /80 /82
High Current PN Half Bridge

## Thermal Performance

Table 13 Thermal RC-network resistor values for BTN8980/82 (continued)

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| R10 | 0.697554 | 0.0136973 | 0.843804 | 0.729177 |
| R11 | 0.457247 | 0.800679 | 0.0121925 | 0.527079 |
| R12 | 3.16907 | 0.309781 | 0.0990132 | 0.729318 |
| R13 | 0.863968 | 608.83 | 4.30397 | 0.308658 |
| R14 | 122.484 | 743.102 | 993.339 | 108.893 |
| R15 | 0.922458 | 0.943908 | 1.03571 | 0.725828 |
| R16 | 63.0068 | 28.9428 | 23.0979 | 13.6581 |
| R17 | 16.2261 | 14.9297 | 20.1678 | 13.6112 |
| R18 | 14.9109 | 0.01 | 18.7873 | 15.8732 |
| R19 | 269.376 | 711.221 | 999.114 | 998.955 |
| R20 | 31.986 | 15.9504 | 33.3671 | 24.8793 |
| R21 | 14.5539 | 11.788 | 2.37429 | 2.66703 |
| R22 | 19.4019 | 24.147 | 18.495 | 13.1898 |
| R23 | 15.6402 | 0.0102647 | 0.0180739 | 20.424 |
| R25 | 5.9597 | 2.67745 | 0.0147595 | 2.16571 |
| R26 |  |  |  |  |

Table 14 Thermal RC-network capacitor values for BTN8980/82

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| C1 | 0.0109887 | 0.0122742 | 0.0117668 | 0.0114942 |
| C2 | $4.38961 \mathrm{E}-06$ | $1.75918 \mathrm{E}-06$ | $1.13147 \mathrm{E}-05$ | 0.00010077 |
| C3 | 0.00361686 | 0.00382319 | 0.00452151 | 0.00335106 |
| C4 | 0.00117385 | 0.00118004 | 0.0011766 | 0.00117587 |
| C5 | 0.0144137 | 0.400558 | 0.186452 | 0.249974 |
| C6 | 0.064702 | 0.0424699 | 0.0426304 | 0.0280119 |
| C7 | 0.124171 | 0.0566395 | 0.407592 | 0.66619 |
| C8 | 0.0184178 | 0.840657 | 0.061641 | 0.224521 |
| C10 | 0.127647 | 0.0215798 | 0.0135012 | 0.130117 |
| C11 | 0.219454 | 0.965128 | 0.201947 | 0.289226 |
| C12 | 0.0757321 | 0.0222976 | 0.280791 | 0.460985 |
| C13 | 0.0020413 | 0.00210601 | 0.00223527 | 0.0013234 |
| C14 | 0.0489809 | 0.0743878 | 0.105303 | 0.018626 |
| C15 | 0.28671 | 0.102 | 0.411468 | 0.464271 |
| C16 | 0.00598831 | 0.0157598 | 0.00766389 | 0.00254175 |

## Thermal Performance

Table 14 Thermal RC-network capacitor values for BTN8980/82 (continued)

| Parameter | $\mathbf{1 s 0 p}$ | $\mathbf{2 s 2 p}$ | $\mathbf{3 0 0} \mathbf{m m}^{\mathbf{2}}$ | $\mathbf{6 0 0} \mathbf{m m}^{\mathbf{2}}$ |
| :--- | :--- | :--- | :--- | :--- |
| C17 | 0.000668051 | 0.171968 | 0.0555266 | 0.0541936 |
| C18 | 0.801461 | 3.05061 | 1.75168 | 0.000842353 |
| C19 | 0.00214924 | 4.84858 | 0.365562 | 0.0312806 |
| C20 | 5.63547 | 6.30449 | 2.98494 | 7.0397 |
| C23 | 0.348292 | 0.184817 | 0.3862 | 0.261893 |
| C24 | 0.0995441 | 0.242926 | 0.180138 | 0.116301 |

## Revision History

## Revision History

| Revision | Date | Changes |
| :--- | :--- | :--- |
| 0.6 | 2018-02-21 | Chapter 5: Replace the 6 sigma curves with 3 sigma points. <br> Chapter 5.7: Describe the transfer function of input to output duty cycle, and <br> introduce the output duty cycle improvement methods. <br> Chapter 4.1.3: Describe the curve fitting of the temperature dependent dkILIS. <br> Chapter 4.1.4: Add a figure including aging. |
| 0.5 | $2016-12-22$ | Chapter 3.3 added. <br> Chapter 4.5.2.3 added. <br> Chapter 5: updated <br> Style Guide update.Editorial changes. |
| 0.4 | $2015-07-02$ | Figure 11, Figure 11: Motor shunt replaced. <br> Figure 86, Figure 86: TON and DC new description. <br> Chapter 4.5 added. <br> Chapter 5 added. <br> Chapter 7 added. <br> Style Guide update.Editorial changes. |
| 0.3 | $2014-08-29$ | Chapter 3.4 - Chapter 3.4: Added. <br> Chapter 3.6 - Chapter 6.2: Text update. <br> Chapter 6 - Chapter 6: Added. <br> Chapter 1: Updated application circuits (C1 and DC-link) |
| 0.2 | $2013-01-16$ | Chapter 1 - Chapter 1: Added benefits. <br> Figure 2 - Figure 2; Figure 3 - Figure 3; \#unique_9/ <br> unique_9_Connect_42_CBBGJDGD - Other Components: Changed resistor name <br> from R1 to R3 and CIS-value to 1nF and CIS-text. <br> Figure 7: Updated Figure 7. <br> Figure 2 - Figure 2, Figure 3 - Figure 3: Update value of C1. <br> Figure 6 - Figure 6: Update footnote of figure. <br> Chapter 4: New Chapter 4. |
| 0.1 | $2012-07-09$ | Initial release. |

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

## Edition 2017-02-21

Published by
Infineon Technologies AG
81726 Munich, Germany
© 2018 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?
Email: erratum@infineon.com

## Document reference <br> IFX-wya1510143392377

## IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note
The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.
Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Infineon manufacturer:
Other Similar products are found below :

```
00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 01-
1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24
00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-
RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000 01312
0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P}\mathrm{ 6131-
220-21149P 6131-260-2358P 6131-265-11149P CS1HCPU63
```


[^0]:    1 BTN8982TA/BTN8962TA Data Sheet, Rev. 1.0, 2013-05-17
    2 Please note that the provided data is based on a limited number of production parts for a limited period of time.

[^1]:    1 BTN8982TA/BTN8962TA Data Sheet, Rev. 1.0, 2013-05-17
    2 Please note that the provided data is based on a limited number of production parts for a limited period of time.

